Error Rate Prediction of Digital Architectures: Test Methodology and Tools

  • Raoul Velazco
  • Fabien Faure


Evaluating the sensitivity to Single Event Effects of programmable digital integrated circuits (i.e. microprocessors, digital signal processors and field programmable gate arrays) requires specific methodologies and dedicated tools. Indeed, such an evaluation is based on data gathered from tests performed on-line during which the target circuit is exposed to a flux of particles having features (energy, range in Silicon) somewhat representative of the ones the circuit will encounter in its final environment. These experiments, usually called accelerated radiation ground testing, are performed by means of appropriate radiation facilities entailing thus significant development efforts and cost impact. In this chapter an approach will be presented, describing the corresponding hardware as well as software tools developed to deal with such experiments at a reasonable cost versus effort trade-off.


Fault Injection Memory Element Sensitive Volume Program Counter Device Under Test 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Bezerra F. et al, “Commercial Processor Single Event Tests”, 1997 RADECS Conference Data Workshop Record, pp. 41–46.Google Scholar
  2. [2]
    R. Velazco, S. Karoui, T. Chapuis, D. Benezech, L. H. Rosier, Heavy ion tests for the 68020 Microprocessor and the 68882 Coprocessor, IEEE Trans. on Nuclear Science, Vol. 39, No. 3, Dec. 1992.Google Scholar
  3. [3]
    J. H. Elder, J. Osborn, W.A. Kolasinsky, R. Koga, A method for characterizing microprocessor’s vulnerability to SEU, IEEE Trans. on Nuclear Science, Vol. 35, No. 6, pp. 1679–1681, Dec. 1988.Google Scholar
  4. [4]
    Velazco R., Cheynet Ph., Bofill A., Ecoffet R., “THESIC: A Testbed Suitable for the Qualification of Integrated Circuits Devoted to Operate in Harsh Environment”, IEEE European Test Workshop (ETW’98), Sitges, Spain, pp. 89–90, May 1998.Google Scholar
  5. [5]
    Velazco R., Rezgui S., Ecoffet R., “Predicting Error Rate for Microprocessor-Based Digital Architectures through C.E.U. (Code Emulating Upsets) Injection”, IEEE Transaction of Nuclear Science, Vol. 47, No. 6, Dec. 2000, pp. 2405–2411CrossRefGoogle Scholar
  6. [6]
    Rezgui S., Velazco R., Ecoffet R., Rodriguez S., Mingo J.R., “Estimating Error Rates in Processor -Based Architectures”, IEEE Transaction of Nuclear Science, Vol. 48, No. 5, Oct. 2001, pp. 1680–1687.CrossRefGoogle Scholar
  7. [7]
    R. Velazco, A. Corominas, P. Ferreyra, “Injecting bit flips faults by means of a purely software approach : a case studied”, Proc. of 17th IEEE International Symposium Defect and Fault Tolerance on VLSI systems (DFT 2002), Vancouver (Canada), 6–8 Nov. 2002, pp.108–116.Google Scholar
  8. [8]
    F. Faure, R. Velazco, M. Violante, M. Rebaudengo, and M. Sonza Reorda, “Impact of Data Cache Memory on the Single Event Upset-induced Error Rate of Microprocessors”, IEEE Transactions on Nuclear Science, Vol. 50, No. 6, pp. 2101–2106, Dec. 2003.CrossRefGoogle Scholar

Copyright information

© Springer 2007

Authors and Affiliations

  • Raoul Velazco
    • 1
  • Fabien Faure
    • 1
  1. 1.TIMA LabsGrenobleFrance

Personalised recommendations