Abstract
DSP-based FM receivers should be designed paying special attention to the implementation of the A/D converter. This paper overviews the available solutions for these systems by addressing advantages and drawbacks. Large emphasis is given to an implemented bandpass multibit ΣA modulator, deriving its specifications from system requirements, and motivating each design option. Experimental results of both a test chip and a complete receiver are provided as well.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
DSP-based receiver systems
E. Buracchini, “The software radio concept,” IEEE Commun. Mag., vol. 38, pp. 138–143, Sep. 2000.
J. Mitola, “The software Radio architecture,” IEEE Commun. Mag., vol. 33, pp. 26–38, May 1995.
M. Cummings and S. Haruyama, “FPGA in the software radio,” IEEE Commun. Mag., vol. 37, pp. 108–112, Feb. 1999.
STMicroelectronics. (2002, July). TDA7515, RF-front end for AM/FM DSP-carradios with IF sampling. Available: http://www.st.com/stonline/books/pdf/docs/8933.pdf
J.E. Volder, “The CORDIC trigonometric computing technique,” IRE Trans. Electron. Comput., vol. EC-8, pp. 330–334, Sep. 1959
Y. Ahn, S. Nahm, and W. Sung, “VLSI design of a CORDIC-based derotator,” in Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS ’98), vol. 2, 1998, pp. 449 —452.
Y.H. Hu, “CORDIC-based VLSI architectures for digital signal processing,” IEEE Signal Processing Mag., pp. 16–35, Jul. 1992.
F. Adduci, M. Annovazzi, G. Boarin, A. Colaci, V. Colonna, G. Gandolfi, M. Sala, F. Salidu, F. Stefani, M. Frey, P. Kirchlechner, C. Kutschenreiter, A. Baschirotto, “ A DSP-Based Digital IF AM/FM CarRadio Receiver”, XXIX European Solid State Circuits Conference (ESSCIRC2003) — Estoril (Portugal) — Sept. 2003 — pp. 201–204
L. Vogt, D.Brookshire, S. Lottholz, and G. Zwiehoff, “A two-chip digital car radio,” Proc. IEEE Int. Solid-State Circuits Conf., 1996, pp. 350–351.
A/D Converters fundamental issue
S. Norsworthy, R. Schreier, G. Temes, “Delta—Sigma Data Converters: Theory, Design, and Simulation”, NY: IEEE Press, 1996
H. Tao, L. Tóth, and M. Khoury, “Analysis of timing jitter in bandpass sigma-delta modulators,” IEEE Trans. Circuits Syst. II, vol. 46, No. 8, Aug. 1999, pp. 991–1001.
P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, A. Baschirotto, “Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators”, IEEE Transactions on Circuits and Systems — Part I — March 2003 — pp. 3 52–3 64
A/D Converter IF Implementations
J.W. Whikehart, “DSP-based radio with IF processing,” in SAE Technical Paper Series, 2000–01–0069, presented at SAE 2000 World Congress, Detroit, 2000.
Frank W. Singor, W. Martin Snelgrove, “Switched-capacitor bandpass delta-sigma A/D modulation at 10.7 MHz”, IEEE J. of Solid-State Circuits, March 1995, pp. 184 — 192
J. van Engelen, R. J. van de Plassche, E. Stikvoort, and A. G. Venes, “A sixth-order continuous-time bandpass Sigma—Delta modulator for digital radio IF,” IEEE I of Solid-State Circuits, vol. 34, pp. 1753–1764, Dec. 1999.
L. Louis, J. Abcarius, and G.W. Roberts, “An eight-order bandpass modulator for A/D conversion in digital radio,” IEEE J. of Solid-State Circuits, vol. 34, no. 4, pp. 423–431, Apr. 1999
A.K. Ong, and B.A. Wooley, “A two-path bandpass ΣA modulator for digital IF extraction at 20MHz”, J. of Solid-State Circuits — Dec. 1997 — pp. 1920–1934
T. Ueno, A. Yasuda, T. Yamaji, T. Itakura, “A Fourth-Order Bandpass Delta-Sigma Modulator Using Second-Order Bandpass Noise-Shaping Dynamic Element Matching”, IEEE I of Solid-State Circuits — July 2002
Bang-Sup Song “A fourth-order bandpass delta-sigma modulator with reduced number of op amps, IEEE J. of Solid-State Circuits, December 1995, pp. 1309 — 1315
A/D Converter ZIF&LIF Implementations
E.J. van der Zwan, K. Philips, C.A.A. Bastiaansen, “A 10.7-MHz IF-tobaseband ΣΔ A/D conversion system for AM/FM radio receivers”, IEEE J. of Solid-State Circuits, December 2000 — pp. 1810–1819
L. J. Breems, E. J. van der Zwan, and Johan H. Huijsing, “A 1.8-mW CMOS Modulator with Integrated Mixer for A/D Conversion of IF Signals”, IEEE J. of Solid-State Circuits, April 2000 — pp. 468–475
Proposed IF BPSDM Implementation
D. Tonietto, P. Cusinato, F. Stefani, and A. Baschirotto, “A 3.3V CMOS 10.7MHz 6th-order bandpass ΣA modulator with 78dB dynamic range”, European Solid-State Circuit Conference 1999 (ESSCIRC 1999)
P. Cusinato, F. Stefani, and A. Baschirotto, “A 73dB SFDR 10.7MHz 3.3V CMOS bandpass ΣA modulator sampled at 37.05MHz”, European Solid-State Circuit Conference 2000 (ESSCIRC 2000) — Stockolm (Sweden) — 21–23 Sept. 2000 — pag. 80–83
D. Tonietto, P. Cusinato, F. Stefani, and A. Baschirotto, “A 3.3V CMOS 10.7MHz 6th-order bandpass ΣΔ modulator with 74dB dynamic range”, IEEE J. of Solid State Circuits — April 2001 — pp. 629–638
P. Cusinato, F. Stefani, A. Baschirotto, “Reducing the Power Consumption in High-Speed ΣA Bandpass Modulators”, IEEE Transactions on Circ. and Syst. — Part II — Vol. 48, no. 10, October 2001, pp. 952–960
V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto, “A 10.7MHz selfcalibrated SC multibit 2nd-order bandpass ΣA modulator,”. European Solid-State Circuits Conf., 2002 (ESSCIRC 2002), pp. 575–578.
P. Cusinato, F. Pasolini, F. Stefani, A. Baschirotto, “Digital Technique for Instability Detection and Saturation Recovery in High-Order SC SigmaDelta Modulators”, Analog Integrated Circuits and Signal Processing, Kluwer Publisher — July-August 2003, pp. 7–19
G. Gandolfi, V. Colonna, M. Annovazzi, A. Baschirotto, and F. Stefani, “Self-tuning algorithms for high-performance bandpass switchedcapacitor ΣΔ modulators,” IEEE Trans. Circuits and Syst. I — Jan. 2004
V. Colonna, A. Baschirotto, G. Gandolfi, “Buffering stage to reduce spikes for SC input structures applied to high-speed, high-resolution A/D converters”, Italian Patent Applicatio no. MI2003A000136
M. Sala, F. Salidu, F. Stefani, C. Kutschenreiter, and A. Baschirotto, “Design Considerations and Implementation of a DSP-based Car-Radio IF Processor”, to appear on IEEE J. of Solid State Circuits — July 2004
H.W. Klein, “Switched-capacitor analog circuits with low input capacitance”, US Patent 5,617,093, Apr. 1, 1997
Li, P.W.; Chin, M.J.; Gray, P.R.; Castello, R., “A ratio-independent algorithmic analog-to-digital conversion technique”, IEEE J. of SolidState Circuits, Dec 1984, pag. 828 —836
K. Bult, G.J.G.M. Geelen, “A fast-settling CMOS op amp for SC circuits with 90-dB DC gain”, IEEE J. of Solid-State Circuits, Dec. 1990, pag.1379 —1384
J.M. Khoury, “Design of a 15-MHz CMOS continuous-time filter with onchip tuning”, IEEE J. of Solid-State Circuits, Dec 1991, pag. 1988 –1997
C.-F. Chiou, R. Schaumann, “Design and performance of a fully integrated bipolar 10.7-MHz analog bandpass filter”, IEEE J. of Solid-State Circuits, Feb. 1986, pag. 6–14
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer Science+Business Media New York
About this chapter
Cite this chapter
Baschirotto, A., Sala, M., Salidu, F., Stefani, F. (2004). IF A/D Converters for a DSP-based FM-receiver. In: Huijsing, J.H., Steyaert, M., van Roermund, A. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4020-2805-2_18
Download citation
DOI: https://doi.org/10.1007/978-1-4020-2805-2_18
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5253-0
Online ISBN: 978-1-4020-2805-2
eBook Packages: Springer Book Archive