Abstract
This paper focuses on the power management solutions for desktop and mobile CPUs, with special emphasis on the control aspects and the related control IC requirements and architectures for VRM applications. The paper discusses the following topics: power converter topologies, load transient response, the ADOPTTM voltage positioning technology, maintaining high efficiency over a wide loadcurrent range, current and thermal balancing, current-sense solutions, protection functions, functional block schematics of VRM control ICs, and challenges for the IC designers.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Intel document, “VRM 9.1 DC-DC Converter Design Guidelines,” January 2002, Order Number: 298646–001.
Intel document, “Voltage Regulator-Down (VRD) 10.0 Design Guide,” February 2004, Document Number: 252885–003.
D. R. Garth, W. J. Muldoon, G. C. Benson, and E. N. Costague, “Multi-phase, 2 kilowatt, high voltage, regulated power supply,” IEEE Power Conditioning Specialists Conference Record, pp. 110–116, 1971.
M. Ye, P. Xu, B. Yang, and F. C. Lee, “Investigation of topology candidates for 48V VRM,” Proc. APEC ’02, Paper no. S 1587.
M. Qiu, P. K. Jain, and H. Zhang, “An AC VRM topology for high Frequency AC power distribution systems,” Proc. APEC ’02, Paper no. S5P1.
P. Xu, J. Wei, K. Yao, Y. Meng and F. C. Lee, “Investigation of candidate topologies for 12V VRM,” Proc. APEC ’02, Paper no. S 15P5.
Y. Ren, M. Xu, K. Yao and F. C. Lee, “Two-stage 48V power pod exploration for 64-bit microprocessor,” Proc. APEC ’03, Paper no. S 1 OP3.
R. Redl, B. P. Erisman, and Z. Zansky. “Optimizing the load transient response of the buck converter,” Proc. APEC ’98, pp. 170–176.
A. S. Kislovski, R. Redl, and N. O. Sokal, Dynamic Analysis of switching-mode dc/dc converters, Design Automation, Inc., Third printing, June 2003.
U.S. Patent, 5,770,940, “Switching regulator,” June 23, 1998, by D. Goder.
A. Wu, J. Xiao, D. Markovic, and S. R. Sanders, “Digital PWM control: application in voltage regulation modules,” PESC ’99 Record, Paper no. 02_6.
J. Xiao, A. V. Peterchev, and S. R. Sanders, “Architecture and IC implementation of a digital VRM controller,” PESC ’01 Record, Paper no. 10637.
J. A. Abu-Qahouq, N. Pongratananukul, I. Batarseh, and T. Kasparis, “Multiphase voltagemode hysteretic controlled VRM with DSP control and novel current sharing,” Proc. APEC ’02, Paper no. 515P1.
S. Saggini, M. Ghioni, and A. Geraci, “A low-complexity high-performance digital control architecture for Voltage Regulator Modules,” PESC ’03 Record, Paper no. 07_01.
ISL6580 and ISL6590 data sheets from Intersil Corp.
U.S. Patent 6,229,292, “Voltage regulator compensation circuit and method,” May 8, 2001, by R. Redl, B. P. Erisman, J. M. Audy, and G. Reizik.
U.S. Patent 6,683,441, “Multi-phase switching regulator,” Jan 27, 2004, by T. F. Schiff, J. C. Buxton, and R. Redl.
ADP3164 data sheet from Analog Devices, Inc.
ADP3422 data sheet from Analog Devices, Inc.
ADP3168 data sheet from Analog Devices, Inc.
Intel document “Intel Low Power Technologies for Mobile PCs”.
M. Gochman, et al, “The Intel® Pentium® M processor: microarchitecture and performance,” Intel Technology Journal, May 21, 2003, pp. 21–36.
D. Genossar and N. Shamir, “Intel® Pentium® M processor power estimation, budgeting, optimization, and validation,” Intel Technology Journal, May 21, 2003, pp. 44–49.
B. Carsten, “Designing high frequency current shunts and current transformers,” HFPC — April 1994 Proceedings, pp. 539–549.
ADP3205 data sheet from Analog Devices, Inc.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer Science+Business Media New York
About this chapter
Cite this chapter
Redl, R., Reizik, G. (2004). Power Management Solutions for Desktop and Mobile CPUS. In: Huijsing, J.H., Steyaert, M., van Roermund, A. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4020-2805-2_10
Download citation
DOI: https://doi.org/10.1007/978-1-4020-2805-2_10
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5253-0
Online ISBN: 978-1-4020-2805-2
eBook Packages: Springer Book Archive