Abstract
The binary up—down counter is an excellent example of an accumulative counter. It operates in accordance with the add-1/subtract-1 algorism Ni ± 1 = Ni ± 1. The circuit consists of a special add-1/subtract-1 gate circuit cooperating with an accumulative memory.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
R. M. M. Oberman, Electronic Counters (Macmillan, London, 1973)
R. M. M. Oberman, Programmed Accumulator, De Ingenieur, 36 (1971) 155–6
The TTL Data Book of Design Engineers (Suppl) (Texas Instruments, 1974) S 271–5
R. M. M. Oberman, A Flexible Rate Multiplier Circuit with Uniform Pulse Distribution Output, IEEE Trans. Comput., C-21 (1972) 896–9
R. M. M. Oberman, Digital Circuits for Binary Arithmetic (Macmillan, London, 1979) 334
Author information
Authors and Affiliations
Copyright information
© 1981 R. M. M. Oberman
About this chapter
Cite this chapter
Oberman, R.M.M. (1981). Accumulative Counters. In: Counting and Counters. Palgrave, London. https://doi.org/10.1007/978-1-349-81363-6_5
Download citation
DOI: https://doi.org/10.1007/978-1-349-81363-6_5
Publisher Name: Palgrave, London
Print ISBN: 978-1-349-81365-0
Online ISBN: 978-1-349-81363-6
eBook Packages: Palgrave Social & Cultural Studies CollectionSocial Sciences (R0)