Skip to main content
SpringerLink
Log in
Book cover

Automatic Logic Synthesis Techniques for Digital Systems pp 163–181Cite as

Synthesis and Testing

  • Chapter

  • 37 Accesses

Part of the book series: Macmillan New Electronics Series

Abstract

Consideration of the testability requirements of an ASIC component forms an important part of the overall design cycle. Testability needs must be considered at an early stage in the design cycle and not as an afterthought once a design has been completed. If logic synthesis techniques are to continue to play a major role in the development of ASICs, then the provision of testability features must be included as an integral part of the synthesis process. In addition to meeting the area and performance constraints for synthesised circuits, it would be useful if the circuits also achieved specified testability constraints.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

7.6 References

  • Bartlett, K. A., Brayton, R. K., Hachtel, G. D., Jacoby, R. M, Morrison, C. R., Rudell, R. L., Sangiovanni-Vincentelli, A. and Wang, A. R. (1988). ‘Multilevel logic minimisation using implicit don’t cares’, IEEE Transactions on Computer-Aided Design, CAD-7(6), pp. 723–740.

    Article  Google Scholar 

  • Brayton, R. K., Hachtel, G. D. and Sangiovanni-Vincentelli, A. L. (1990). ‘Multilevel logic synthesis’, Proceedings of the IEEE, 78 (2), pp. 264–300.

    Article  Google Scholar 

  • Brglez, F., Bryan, D., Calhoun, J., Kedem, G. and Lisanke, R. (1989). ‘Automated synthesis for testability’, IEEE Transactions on Industrial Electronics, 36 (2), pp. 263–277.

    Article  Google Scholar 

  • Devadas, S., Ma, H. K. T. and Newton, A. R. (1988). ‘On the verification of sequential machines at differing levels of abstraction’, IEEE Transactions on Computer-Aided Design, CAD-7(6), pp. 713–722.

    Article  Google Scholar 

  • Devadas, S., Ma, H. K. T., Newton, A. R. and Sangiovanni-Vincentelli, A. (1989a). ‘A synthesis and optimisation procedure for fully and easily testable sequential machines’, IEEE Transactions on Computer-Aided Design, CAD-8 (10), pp. 1100–1107.

    Article  Google Scholar 

  • Devadas, S., Ma, H. K. T., Newton, A. R. and Sangiovanni-Vincentelli, A. (1989b). ‘The relationship between logic synthesis and test’, VLSI 89, G. Musgrave and U. Lauther (Eds), pp. 175–186.

    Google Scholar 

  • Devadas, S., Ma, H. K. T., Newton, A. R. and Sangiovanni-Vincentelli, A. (1990). ‘Irredundant sequential machines via optimal logic synthesis’, IEEE Transactions on Computer-Aided Design, CAD-9(1), pp. 8–17.

    Article  Google Scholar 

  • Devadas, S., and Keutzer, K. (1990). ‘Synthesis and optimisation procedures for robustly delay-fault testable combinational logic circuits’, 27th Design Automation Conference, pp. 221–227.

    Google Scholar 

  • Devadas, S. and Keutzer, K. (1991). ‘A unified approach to the synthesis of fully testable sequential machines’, IEEE Transactions on Computer-Aided Design, 10 (1), pp. 39–50.

    Article  Google Scholar 

  • Fritzemeier, R. R., Nagle, H. T. and Hawkins, C. F. (1989). ‘Fundamentals of testability — a tutorial’, IEEE Transactions on Industrial Electronics, 36 (2), pp. 117–128.

    Article  Google Scholar 

  • Ghosh, A., Devadas, S., and Newton, A. R. (1990). ‘Verification of interacting sequential circuits’, 27th Design Automation Conference, pp. 213–219.

    Google Scholar 

  • Hachtel, G. D. and Jacoby, R. M. (1988). ‘Verification algorithms for VLSI synthesis’, IEEE Transactions on Computer-Aided Design, 7 (5), pp. 616–640.

    Article  Google Scholar 

  • Hawkins, C. F., Nagle, H. T., Fritzemeier, R. R. and Guth, J. R. (1989). ‘The VLSI circuit test problem — a tutorial’, IEEE Transactions on Industrial Electronics, 36 (2), pp. 111–116.

    Article  Google Scholar 

  • Ma, H. K. T, Devadas, S., Newton, A. R. and Sangiovanni-Vincentelli, A. (1988). ‘Test generation for sequential circuits’, IEEE Transactions on Computer-Aided Design, 7 (10), pp. 1081–1093.

    Article  Google Scholar 

  • Malik, S., Wang, A. R., Brayton, R. K. and Sangiovanni-Vincentelli, A. (1988). ‘Logic verification using binary decision diagrams in a logic synthesis environment’, IEEE International Conference on Computer-Aided Design, pp. 6–9.

    Google Scholar 

  • Nagle, H. T., Roy, S. C, Hawkins, C. F., McNamer, M. G. and Fritzemeier, R. R. (1989). ‘Design for testability and built-in self test: a review’, IEEE Transactions on Industrial Electronics, 36 (2), pp. 129–140.

    Article  Google Scholar 

  • Schulz, M. H., Trischler, E. and Sarfert, T. M. (1988). ‘SOCRATES: a highly efficient automatic test pattern generation system’, IEEE Transactions on Computer-Aided Design, 7 (1), pp. 126–137.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computation, UMIST, Manchester, UK

    Martyn D. Edwards

Authors
  1. Martyn D. Edwards
    View author publications

    You can also search for this author in PubMed Google Scholar

Copyright information

© 1992 M. D. Edwards

About this chapter

Cite this chapter

Edwards, M.D. (1992). Synthesis and Testing. In: Automatic Logic Synthesis Techniques for Digital Systems. Macmillan New Electronics Series. Palgrave, London. https://doi.org/10.1007/978-1-349-22267-4_7

Download citation

  • DOI: https://doi.org/10.1007/978-1-349-22267-4_7

  • Publisher Name: Palgrave, London

  • Print ISBN: 978-0-333-55569-9

  • Online ISBN: 978-1-349-22267-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation