Abstract
The implementation of combinational logic and registers has been presented in the previous chapter. This chapter considers the additional features required when translating from the system design level to logic. It includes a discussion of suitable control and timing techniques plus a description of the facilities that must be included in order to ensure that a design is testable. This is preceded by a general description of the translation process and the design options available to the designer.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Further Reading
P. B. Lomas, ‘Ordercode Implementation in a High Performance Mini-Computer’, M.Sc. Thesis, Manchester University, 1978.
C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, 1980.
T. W. Williams and K. P. Parker, ‘Design for testability — a survey’, IEEE Trans. Comput., C-31, No.1 (1982) pp. 2–15.
Author information
Authors and Affiliations
Copyright information
© 1987 Linda E. M. Brackenbury
About this chapter
Cite this chapter
Brackenbury, L.E.M. (1987). System Considerations. In: Design of VLSI Systems — A Practical Introduction. Macmillan Computer Science Series. Palgrave, London. https://doi.org/10.1007/978-1-349-18700-3_5
Download citation
DOI: https://doi.org/10.1007/978-1-349-18700-3_5
Publisher Name: Palgrave, London
Print ISBN: 978-0-333-40822-3
Online ISBN: 978-1-349-18700-3
eBook Packages: Computer ScienceComputer Science (R0)