Skip to main content

Part of the book series: Macmillan Computer Science Series ((COMPSS))

  • 31 Accesses

Abstract

Circuit design is the realisation of the required logic for a system in terms of transistor circuits. The design objective of this stage is to produce a circuit which optimises the often conflicting requirements of minimum silicon area, minimum power consumed and maximum circuit speed. In addition, the difficulty of managing the design of a large system on a chip necessitates the adoption of repetitive, simple structures; this increases the chances of getting a working chip at the first attempt and greatly reduces the design time compared with an ad hoc approach.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Further Reading

  • D. J. Kinniment and J. V. Woods, ‘Synchronisation and arbitration circuits in digital systems’, Proc. IEE, 123, No. 10 (1976) pp. 961–96.

    Google Scholar 

  • C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, 1980.

    Google Scholar 

  • K. U. Stein, A. Sihling and E. Doering, ‘Storage array and sense/refresh circuit for single-transistor memory cells’, IEEE Journal of Solid-State Circuits, SC-7, No. 5 (1972) pp. 336–40.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Copyright information

© 1987 Linda E. M. Brackenbury

About this chapter

Cite this chapter

Brackenbury, L.E.M. (1987). MOS Logical Circuit Design. In: Design of VLSI Systems — A Practical Introduction. Macmillan Computer Science Series. Palgrave, London. https://doi.org/10.1007/978-1-349-18700-3_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-349-18700-3_4

  • Publisher Name: Palgrave, London

  • Print ISBN: 978-0-333-40822-3

  • Online ISBN: 978-1-349-18700-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics