Abstract
The task of design, fabrication and testing of even the simplest IC involves many operations and different stages of development. An error in any of these operations can render the final circuit inoperative, so careful checking of the design stages is therefore imperative. Many of the operations are repetitive, tedious and error prone, and are therefore much more suited to computers than humans. In addition, the sheer time that the operations would take to perform manually to produce an IC of greater complexity than SSI makes the wholly human-generated IC a virtual impossibility, even ignoring the economic disadvantages of such a route.
Preview
Unable to display preview. Download preview PDF.
Reference
Huang, J.S. and Taylor, G.W. (1975) Modeling of an ion-implanted silicon gate depletion mode IGFET, IEEE Transactions, Vol. ED-22, November, pp. 995–1000.
Bibliography
L.E.M. Brackenbury, Design of VLSI Systems — A Practical Introduction, Macmillan, Basingstoke, 1987.
T.E. Dillinger, VLSI Engineering, Prentice-Hall, Englewood Cliffs, New Jersey, 1988.
R.L. Geiger, P.E. Allen and N. R. Strader, VLSI Design Techniques for Analog and Digital Circuits, McGraw-Hill, New York, 1990.
P.J. Hicks, Semi-Custom IC Design and VLSI, Peter Peregrinus, London, 1983.
R.H. Katz, Contemporary Logic Design, Benjamin Cummings, Redwood City, California, 1994.
C.A. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, Massachusetts, 1980.
Meta-Software, HSPICE Version H92 User’s Manual, Campbell, California, 1992.
G. Russell, D.J. Kinniment, E.G. Chester and M.R. McLauchlan, CAD for VLSI, Van Nostrand Reinhold (UK), Wokingham, 1985.
M.J.S. Smith, Application Specific Integrated Circuits, Addison-Wesley, Reading, Massachusetts, 1995.
W. Wolf, Modern VLSI Design — A CAD Based Approach, Prentice-Hall International, Englewood Cliffs, New Jersey, 1993.
Author information
Authors and Affiliations
Copyright information
© 1996 P. R. Shepherd
About this chapter
Cite this chapter
Shepherd, P. (1996). CAD. In: Integrated Circuit Design, Fabrication and Test. New Electronics Series. Palgrave, London. https://doi.org/10.1007/978-1-349-13656-8_5
Download citation
DOI: https://doi.org/10.1007/978-1-349-13656-8_5
Publisher Name: Palgrave, London
Print ISBN: 978-0-333-63039-6
Online ISBN: 978-1-349-13656-8
eBook Packages: EngineeringEngineering (R0)