Skip to main content

Bus Signal Timing and Input/Output Timing

  • Chapter
  • 30 Accesses

Abstract

All operations within a computing system are controlled by means of a master clock oscillator. Depending on the design of the CPU, the oscillator may either be part of the CPU or it may be separate from it; for example, the Intel 8085 CPU has an on-chip oscillator while the Intel 8080 has a separate oscillator. The clock oscillator generates square wave pulses at precise intervals of time, the periodic time of the clock frequency being controlled either by means of an R-C circuit or by means of a piezo-electric crystal which is connected to the oscillator section of the CPU — see figure 3.1. The frequency of the master clock oscillator is typically in the range 1–20 MHz.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Copyright information

© 1985 Noel M. Morris

About this chapter

Cite this chapter

Morris, N.M. (1985). Bus Signal Timing and Input/Output Timing. In: Microelectronic and Microprocessor-based Systems. Palgrave, London. https://doi.org/10.1007/978-1-349-06978-1_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-349-06978-1_4

  • Publisher Name: Palgrave, London

  • Print ISBN: 978-0-333-36190-0

  • Online ISBN: 978-1-349-06978-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics