Skip to main content

Part of the book series: Macmillan Basis Books in Electronics

  • 137 Accesses

Abstract

In synchronous counters, the counting sequence is controlled by means of a clock pulse and all the changes of the outputs of all flip-flops occur in synchronism. This effectively eliminates the large propagation delay associated with ripple-through counters, as mentioned in chapter 10. Master-slave flip-flops are invariably used in synchronous counters to avoid the possibility of oscillation and instability when feedback connections are made in the completed counter. In this mode of operation, the appropriate input signals are simultaneously gated into the master stages of all the flip-flops in the counter. When the input pulse falls to the ‘0’ level, the new values of the count are transmitted synchronously to the outputs of the flip-flops.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Copyright information

© 1974 Noel M. Morris

About this chapter

Cite this chapter

Morris, N.M. (1974). Synchronous Counters. In: Digital Electronic Circuits and Systems. Macmillan Basis Books in Electronics. Palgrave, London. https://doi.org/10.1007/978-1-349-01895-6_11

Download citation

Publish with us

Policies and ethics