Advertisement

Microprocessor Architectures: A Basis for Real-Time Systems

  • Thomas Bemmerl
Part of the The Springer International Series in Engineering and Computer Science book series (SECS, volume 167)

Abstract

Four years after the “birth” of the microprocessor in 1971, Fortune Magazine wrote the following about the effects of this technology on human life:

“The microprocessor is one of those rare innovations that simultaneously cuts manufacturing costs and adds to the value and capabilities of the product. As a result, the microprocessor has invaded a host of existing products and created new products never possible before.”

Keywords

Integration Density Instruction Cache VLSI Technology Architectural Concept Branch Prediction 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    T. Bemmerl, “Realtime High Level Debugging in Host/Target Environments”, EUROMICRO’ 86, Venice, Sept. 1986Google Scholar
  2. [2]
    T. Bemmerl, W. Karl, E Luksch, “Evaluierung von Architekturparametern verschiedener Rechnerstrukturen mit Hilfe von CAE-Workstations”, ITG/GI-Fachtagung “Architektur von Rechnersystemen”, München, FRG, Marz 1990Google Scholar
  3. [3]
    T. Bemmerl, A. Löw, “Vergleich und Bewertung von Bus-Systemen”, Elektronik, Franzis-Verlag, Febr. 1989Google Scholar
  4. [4]
    T. Bemmerl, P. Schuller, “Monumental — Eine Einführung in Parallele Supercomputer”, Elektronik Informationen, Würzburg, Sept. 1989Google Scholar
  5. [5]
    A. Bode, “RISC-Architekturen”, Reihe Informatik, BI-Verlag, Band 60, 1988Google Scholar
  6. [6]
    D. Ditzel, R. McLellan, “Register allocation for free: The C machine stack cache”, Proc. Symp. on Architectural Support for Programming Languages and Operating Systems (ACM), pp. 48–56, 1982Google Scholar
  7. [7]
    J. Hennessy, et al. “Hardware/software tradeoffs for increased performance”, Proc. Symp. on Architectural Support for Programming Languages and Operating Systems (ACM), pp. 2–11, 1982Google Scholar
  8. [8]
    R.H. Katz, et al. “Implementing a cache consistency protocol”, Proc. 12th Annu. Symp. on Computer Architecture (ACM), pp. 276–283, 1985Google Scholar
  9. [9]
    J.K.E Lee, A.J. Smith, “Branch prediction strategies and branch target buffer design”, Computer, vol. 17,no. 1, pp. 6–22, 1984Google Scholar
  10. [10]
    M.S. Papamarcos, J.H. Patel, “A low-overhead coherence solution for multiprocessors with private caches”, Proc. 11th Annu. Symp. on Computer Architecture (ACM), pp. 348–354, 1984Google Scholar
  11. [11]
    D.A. Patterson, C.H. Sequin, “RISC I: A reduced instruction set VLSI computer”, Proc. 8th Annu. Symp. on Computer Architecture (ACM), pp. 443–457, 1981Google Scholar
  12. [12]
    G. Radin, “The 801 minicomputer” Proc. Symp. on Architectural Support for Programming Languages and Operating Systems (ACM), pp. 39–47, 1982Google Scholar
  13. [13]
    J.E. Smith, J.R. Goodman, “Instruction cache replacement policies and organizations”, IEEE Trans. Comput, vol. C-34,no. 3, pp. 234–241, 1985Google Scholar
  14. [14]
    J.E. Smith, A.J. Pleszkun, “Implementation of precise interrupts in pipelined processors”, Proc. 12th Annual Symp. on Computer Architecture (ACM), pp. 36–44, 1985Google Scholar

Copyright information

© Kluwer Academic Publishers 1992

Authors and Affiliations

  • Thomas Bemmerl
    • 1
  1. 1.Lehrstuhl für Rechnertechnik und RechnerorganisationInstitut für Informatik der Technische Universität MünchenMünchen 2

Personalised recommendations