Abstract
Four years after the “birth” of the microprocessor in 1971, Fortune Magazine wrote the following about the effects of this technology on human life:
“The microprocessor is one of those rare innovations that simultaneously cuts manufacturing costs and adds to the value and capabilities of the product. As a result, the microprocessor has invaded a host of existing products and created new products never possible before.”
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
T. Bemmerl, “Realtime High Level Debugging in Host/Target Environments”, EUROMICRO’ 86, Venice, Sept. 1986
T. Bemmerl, W. Karl, E Luksch, “Evaluierung von Architekturparametern verschiedener Rechnerstrukturen mit Hilfe von CAE-Workstations”, ITG/GI-Fachtagung “Architektur von Rechnersystemen”, München, FRG, Marz 1990
T. Bemmerl, A. Löw, “Vergleich und Bewertung von Bus-Systemen”, Elektronik, Franzis-Verlag, Febr. 1989
T. Bemmerl, P. Schuller, “Monumental — Eine Einführung in Parallele Supercomputer”, Elektronik Informationen, Würzburg, Sept. 1989
A. Bode, “RISC-Architekturen”, Reihe Informatik, BI-Verlag, Band 60, 1988
D. Ditzel, R. McLellan, “Register allocation for free: The C machine stack cache”, Proc. Symp. on Architectural Support for Programming Languages and Operating Systems (ACM), pp. 48–56, 1982
J. Hennessy, et al. “Hardware/software tradeoffs for increased performance”, Proc. Symp. on Architectural Support for Programming Languages and Operating Systems (ACM), pp. 2–11, 1982
R.H. Katz, et al. “Implementing a cache consistency protocol”, Proc. 12th Annu. Symp. on Computer Architecture (ACM), pp. 276–283, 1985
J.K.E Lee, A.J. Smith, “Branch prediction strategies and branch target buffer design”, Computer, vol. 17,no. 1, pp. 6–22, 1984
M.S. Papamarcos, J.H. Patel, “A low-overhead coherence solution for multiprocessors with private caches”, Proc. 11th Annu. Symp. on Computer Architecture (ACM), pp. 348–354, 1984
D.A. Patterson, C.H. Sequin, “RISC I: A reduced instruction set VLSI computer”, Proc. 8th Annu. Symp. on Computer Architecture (ACM), pp. 443–457, 1981
G. Radin, “The 801 minicomputer” Proc. Symp. on Architectural Support for Programming Languages and Operating Systems (ACM), pp. 39–47, 1982
J.E. Smith, J.R. Goodman, “Instruction cache replacement policies and organizations”, IEEE Trans. Comput, vol. C-34,no. 3, pp. 234–241, 1985
J.E. Smith, A.J. Pleszkun, “Implementation of precise interrupts in pipelined processors”, Proc. 12th Annual Symp. on Computer Architecture (ACM), pp. 36–44, 1985
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1992 Kluwer Academic Publishers
About this chapter
Cite this chapter
Bemmerl, T. (1992). Microprocessor Architectures: A Basis for Real-Time Systems. In: Schiebe, M., Pferrer, S. (eds) Real-Time Systems Engineering and Applications. The Springer International Series in Engineering and Computer Science, vol 167. Springer, Boston, MA. https://doi.org/10.1007/978-0-585-32314-5_9
Download citation
DOI: https://doi.org/10.1007/978-0-585-32314-5_9
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-9196-8
Online ISBN: 978-0-585-32314-5
eBook Packages: Springer Book Archive