Advertisement

Communicating Neuronal Ensembles between Neuromorphic Chips

  • Kwabena A. Boahen
Part of the The Springer International Series in Engineering and Computer Science book series (SECS, volume 447)

Abstract

The small number of input-output connections available with standard chip-packaging technology, and the small number of routing layers available in VLSI technology, place severe limitations on the degree of intra- and interchip connectivity that can be realized in multichip neuromorphic systems. Inspired by the success of time-division multiplexing in communications [16] and computer networks [19], many researchers have adopted multiplexing to solve the connectivity problem [12, 67, 17]. Multiplexing is an effective way of leveraging the 5 order-of-magnitude difference in bandwidth between a neuron (hundreds of Hz) and a digital bus (tens of megahertz), enabling us to replace dedicated point-to-point connections among thousands of neurons with a handful of high-speed connections and thousands of switches (transistors). This approach pays off in VLSI technology because transistors take up a lot less area than wires, and are becoming relatively more and more compact as the fabrication process scales down to deep submicron feature sizes.

Keywords

Channel Capacity Collision Probability Reset Phase Select Signal Temporal Dispersion 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Å. Abusland, T. Lande, and M. Høvin. A VLSI communication architecture for stochastically pulse-encoded analog signals. In Proceedings of the IEEE International Symposium on Circuits and Systems, volume 3, pages 401–404, Atlanta, GA, 1996.Google Scholar
  2. [2]
    K. Boahen. Retinomorphic vision systems. In Int. Conf. on Microelectronics for Neural Networks, volume 16-5, pages 30–39, Los Alamitos, CA, 1996. EPFL/CSEM/IEEE.Google Scholar
  3. [3]
    K. Boahen. Retinomorphic vision systems I: Pixel design. In Proceedings of the IEEE International Symposium on Circuits and Systems, volume supplement, pages 14–19, Atlanta, GA, May 1996.Google Scholar
  4. [4]
    K. Boahen. Retinomorphic vision systems II: Communication channel design. In Proceedings of the IEEE International Symposium on Circuits and Systems, volume supplement, pages 9–14, Atlanta, GA, May 1996.Google Scholar
  5. [5]
    K. A. Boahen. A retinomorphic vision system. IEEE Micro, 16(5):30–39, October 1996.CrossRefGoogle Scholar
  6. [6]
    K. A. Boahen. The retinomnorphic approach: Pixel-parallel adaptive amplification, filtering, and quantization. Analog Integr. Circ. and Sig. Proc., 13:53–68, 1997.CrossRefGoogle Scholar
  7. [7]
    K. A. Boahen. Retinomorphic Vision Systems: Reverse Engineering the Vertebrate Retina. PhD thesis, California Institute of Technology, Pasadena CA, 1997.Google Scholar
  8. [8]
    G. Cauwenberghs. A micropower CMOS algorithmic A/D/A converter. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 42(11):913–919, 1995.CrossRefGoogle Scholar
  9. [9]
    L. Kleinrock. Queueing Systems. Wiley, New York NY, 1976.MATHGoogle Scholar
  10. [10]
    J. Lazzaro, J. Wawrzynek, and A. Kramer. Systems technologies for silicon auditory models. IEEE Micro, 14(3):7–15, June 1994.CrossRefGoogle Scholar
  11. [11]
    J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Sivilotti, and D. Gillespie. Silicon auditory processors as computer peripherals. IEEE Journal of Neural Networks, 4(3):523–528, 1993.CrossRefGoogle Scholar
  12. [12]
    M. Mahowald. An Analog VLSI Stereoscopic Vision System. Kluwer Academic Pub., Boston, MA, 1994.Google Scholar
  13. [13]
    C. A. Mead. Neuromorphic electronic systems. In Proceedings of the IEEE, volume 78-10, pages 1629–1639, 1990.CrossRefGoogle Scholar
  14. [14]
    A. Mortara, E. A. Vittoz, and P. Venier. A communication scheme for analog VLSI perceptive systems. IEEE Journal of Solid State Circuits, SC-30(6):660–669, June 1995.CrossRefGoogle Scholar
  15. [15]
    A. F. Murray and L. Tarassenko. Analogue Neural VLSI: A Pulse Stream Approach. Chapman and Hall, London, England, 1994.Google Scholar
  16. [16]
    M. Schwartz. Telecommunication Networks: Protocols, Modeling, and Analysis. Addison-Wesley, Reading, MA, 1987.Google Scholar
  17. [17]
    M. Sivilotti. Wiring considerations in analog VLSI systems with applications to field programmable networks. PhD thesis, California Institute of Technology, Pasadena CA, 1991.Google Scholar
  18. [18]
    I. E. Sutherland. Micropipelines. Communications of the ACM, 32(6):720–738, 1989.CrossRefGoogle Scholar
  19. [19]
    A. S. Tanenbaum. Computer Networks. Prentice-Hall International, 2 edition, 1989.Google Scholar

Copyright information

© Kluwer Academic Publishers 1998

Authors and Affiliations

  • Kwabena A. Boahen
    • 1
  1. 1.Physics of Computation Laboratory, MS 136-93California Institute of TechnologyPasadena

Personalised recommendations