Advertisement

Modeling and Evaluation of Opto-Electronic Computing Systems

  • Ting-Ting Y. Lin
Part of the The Springer International Series in Engineering and Computer Science book series (SECS, volume 283)

Abstract

Optics has many advantages over electronics for interconnection, especially in terms of higher transmission speed, energy efficiency, and better noise immunity. Since photons do not interact with each other, optical interconnects also provide parallelism and high density. The use of free-space interconnections alleviates many topological difficulties, thus facilitating optical implementations at all levels of computing: for local area networks, between processors or memory elements, between boards, between components on a board, and even between components on a chip. Multistage interconnection networks (MIN) are one architecture that implements free space optical interconnections. But this flexibility easily invites a different set of faults into the system. Therefore, it is essential that there exists a methodology to evaluate not only the performance os such implementations, but also the fault-tolerance of the design.

Keywords

IEEE Transaction Output Port Sojourn Time Lifetime Distribution Reward Rate 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    H. J. Siegel, Interconnection Networks for Large-Scale Parallel Processing, Lexington Books, 1985.Google Scholar
  2. [2]
    J. Y. Hui, Switching and Traffic Theory for Integrated Broadband Networks, Kluwer Academic Publishers, 1990.Google Scholar
  3. [3]
    R. Ramakumar, Engineering Reliability: Fundamentals and Applications, Prentice-Hall, 1993.Google Scholar
  4. [4]
    H. A. David, Order Statistics, 2nd ed., John Wiley & Sons, 1981.Google Scholar
  5. [5]
    M. D. Beaudry, “Performance-Related Reliability Measures for Computing Systems.” IEEE Transactions on Computers, June 1978, pp. 540–547.Google Scholar
  6. [6]
    R. Huslende, “A Combined Evaluation of Performance and Reliability for Degradable Systems.” Proc. ACM SIGMETRICS, 1981, pp. 157–164.Google Scholar
  7. [7]
    J. F. Meyer, “On Evaluating the Performability of Degradable Computing Systems.” IEEE Transactions on Computers, August 1980, pp. 720–731.Google Scholar
  8. [8]
    J. F. Meyer, “Closed-Form Solution of Performability.” IEEE Transactions on Computers, July 1982, pp. 648–657.Google Scholar
  9. [9]
    D. G. Furchtgott and J. F. Meyer, “A Performability Solution Method for Degradable Nonrepairable Systems.” IEEE Transactions on Computers, June 1984, pp. 550–554.Google Scholar
  10. [10]
    B. R. Iyer, L. Donatiello and P. Heidelberger, “Analysis of Performability for Stochastic Models of Fault-Tolerant Systems.” IEEE Transactions on Computers, October 1986, pp. 902–907.Google Scholar
  11. [11]
    L. Donatiello and B. R. Iyer, “Analysis of a Composite Performance Reliability Measure for Fault-Tolerant Systems.” Journal of the ACM, January 1987, pp. 179–189.Google Scholar
  12. [12]
    A. Goyal and A. N. Tantawi, “Evaluation of Performability for Degradable Computer Systems.” IEEE Transactions on Computers, June 1987, pp. 738–744.Google Scholar
  13. [13]
    R. M. Smith, K. S. Trivedi and A. V. Ramesh, “Performability Analysis: Measures, an Algorithm and a Case Study.” IEEE Transactions on Computers, April 1988, pp. 406–417.Google Scholar
  14. [14]
    G. Ciardo, R. Marie, B. Sericola and K. S. Trivedi, “Performability Analysis using Semi-Markov Reward Processes.” IEEE Transactions on Computers, October 1990, pp. 1251–1264.Google Scholar
  15. [15]
    K. R. Pattipati, Y. Li and H. A. P. Blom, “A Unified framework for the Performability of Fault-Tolerant Computer systems.” IEEE Transactions on Computers, March 1993, pp. 312–326.Google Scholar
  16. [16]
    G. R. Goke and G. J. Lipovski, “Banyan Networks for Partitioning Multiprocessor Systems.” Proc. 1st Annual Symposium on Computer Architecture, pp. 21–28.Google Scholar
  17. [17]
    D. M. Dias and J. R. Jump, “Analysis and Simulation of Buffered Delta Networks.” IEEE Transactions on Computers, April 1981, pp. 273–282.Google Scholar
  18. [18]
    S. Thanawastien and V. P. Nelson, “Interference Analysis of Shuffle-Exchange Networks,” IEEE Transactions on Computers, August 1981, pp. 545–556.Google Scholar
  19. [19]
    J. H. Patel, “Performance of Processor-Memory Interconnections for Multiprocessors,” IEEE Transactions on Computers, October 1981, pp. 771–780.Google Scholar
  20. [20]
    C. P. Kruskal and M. Snir, “The Performance of Multistage Interconnection Networks for Multiprocessors,” IEEE Transactions on Computers, December 1983, pp. 1091–1098.Google Scholar
  21. [21]
    T. H. Szymanski and V. C. Hamacher, “On the Permutation Capability of Multistage Interconnection Networks,” IEEE Transactions on Computers, July 1987, pp. 810–822.Google Scholar
  22. [22]
    J. T. Blake and K. S. Trivedi, “Reliability Analysis of Interconnection Network using Hierarchical Decomposition,” IEEE Transactions on Reliability, April 1989, pp. 111–120.Google Scholar
  23. [23]
    A. Varma and C. S. Raghavendra, “Reliability Analysis of redundant-Path Interconnection Networks,” IEEE Transactions on Reliability, April 1989, pp. 130–137.Google Scholar
  24. [24]
    J. T. Blake and K. S. Trivedi, “Multistage Interconnection Network reliability,” IEEE Transactions on Computers, November 1989, pp. 1600–1603.Google Scholar
  25. [25]
    V. P. Kumar and A. L. Reibman, “Failure Dependent Performance Analysis of a Fault-tolerant Multistage Interconnection Networks.” IEEE Transactions on Computers, December 1989, pp. 1703–1713.Google Scholar
  26. [26]
    C. R. Das, P. Mohapatra and C. Yu, “Allocation-based Subcube Dependability for MIN-based Multiprocessors,” Proc. IEEE Workshop on Fault-Tolerant Parallel and Distributed Systems, 1992, pp. 124–131.Google Scholar
  27. [27]
    A. Bhattacharya, R. R. Rao and T.-T. Y. Lin. “Delay Analysis in Synchronous Circuit-Switched Delta Networks,” Proc. 7th International Parallel Processing Symposium, 1993, pp. 666–670.Google Scholar
  28. [28]
    S. B. Akers and B. Krishnamurthy, “On Group Graphs and Their Fault Tolerance,” IEEE Transactions on Computers, July 1987, pp. 885–888.Google Scholar
  29. [29]
    S. B. Akers and B. Krishnamurthy, “A Group-Theoretic Model for Symmetric Interconnection Networks,” IEEE Transactions on Computers, April 1989, pp. 555–566.Google Scholar
  30. [30]
    C. R. Das and J. Kim, “On Subcube Dependability in a Hypercube,” Proc. ACM SIGMETRICS, 1991, pp. 111–119.Google Scholar
  31. [31]
    J. Kim and K. G. Shin, “Performability Evaluation of Gracefully Degradable Hypercube Multicomputers,” Proc. IEEE Workshop on Fault-Tolerant Parallel and Distributed Systems, 1992, pp. 140–147.Google Scholar

Copyright information

© Kluwer Academic Publishers 1994

Authors and Affiliations

  • Ting-Ting Y. Lin
    • 1
  1. 1.Department of Electrical and Computer EngineeringUniversity of CaliforniaSan Diego

Personalised recommendations