This chapter describes the checks that are performed as part of static timing analysis. These checks are intended to exhaustively verify the timing of the design under analysis.
The two primary checks are the setup and hold checks. Once a clock is defined at the clock pin of a flip-flop, setup and hold checks are automatically inferred for the flip-flop. The timing checks are generally performed at multiple conditions including the worst-case slow condition and best-case fast condition. Typically, the worst-case slow condition is critical for setup checks and best-case fast condition is critical for hold checks - though the hold checks may be performed at the worst-case slow condition also.
The examples presented in this chapter assume that the net delays are zero; this is done for simplicity and does not alter the concepts presented herein.
KeywordsArrival Time Clock Cycle Timing Verification Clock Tree Data Arrival Time
Unable to display preview. Download preview PDF.