This chapter describes how to set up the environment for static timing analysis. Specification of correct constraints is important in analyzing STA results. The design environment should be specified accurately so that STA analysis can identify all the timing issues in the design. Preparing for STA involves amongst others, setting up clocks, specifying IO timing characteristics, and specifying false paths and multicycle paths. It is important to understand this chapter thoroughly before proceeding with the next chapter on timing verification.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Corresponding authors
Rights and permissions
Copyright information
© 2009 Springer-Verlag US
About this chapter
Cite this chapter
Bhasker, J., Chadha, R. (2009). Configuring the STA Environment. In: Static Timing Analysis for Nanometer Designs. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-93820-2_7
Download citation
DOI: https://doi.org/10.1007/978-0-387-93820-2_7
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-93819-6
Online ISBN: 978-0-387-93820-2
eBook Packages: EngineeringEngineering (R0)