This chapter provides an overview of the delay calculation of cellbased designs for the pre-layout and post-layout timing verification. The previous chapters have focused on the modeling of the interconnect and the cell library. The cell and interconnect modeling techniques are utilized to obtain timing of the design.
KeywordsPath Delay Timing Path Effective Capacitance Delay Calculation Driving Cell
Unable to display preview. Download preview PDF.