This chapter provides an overview of the static timing analysis procedures for nanometer designs. This chapter addresses questions such as, what is static timing analysis, what is the impact of noise and crosstalk, how these analyses are used and during which phase of the overall design process are these analyses applicable.
KeywordsFinite State Machine Physical Design Clock Tree Timing Check Logic Optimization
Unable to display preview. Download preview PDF.