An adaptive genetic algorithm for dynamically reconfigurable modules allocation

Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 291)

This paper aims at defining an adaptive genetic algorithm tailored for the allocation of dynamically reconfigurable modules. This algorithm can be tuned at run-time with a set of parameters to best characterize different architectural scenarios (i.e., single device or multi- FPGAs characterized by several kinds of communication infrastructures) and to adapt the performance of the algorithm itself to the scenario in which it has to operate. The proposed approach has been validated on a large set of meaningful combinations of parameters (i.e. changing the mutation or the crossover probability), in order to demonstrate the possibility of performing either a fast or an accurate allocation phase.


Genetic Algorithm Selection Size Initial Population Size Adaptive Genetic Algorithm Free Slot 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Xilinx Inc., Two Flows of Partial Reconfiguration: Module Based or Difference Based, Tech. Report XAPP290, Xilinx Inc., November 2003.Google Scholar
  2. 2.
    Xilinx Inc., Early Access Partial Reconfiguration User Guide, Tech. Report UG208, Xilinx Inc., March 2006.Google Scholar
  3. 3.
    Xilinx Inc., Virtex-4 User Guide, Tech. Report UG070, Xilinx Inc., April 2007.Google Scholar
  4. 4.
    Xilinx Inc., Virtex-5 User Guide, Tech. Report UG190, Xilinx Inc., February 2007.Google Scholar
  5. 5.
    K. Bazargan, R. Kastner, M. Sarrafzadeh Fast template placement for reconfigurable computing systems, IEEE design and test - Special issue on reconfigurable computing, pages 68–83, Volume 17, Issue 1, January 2000.Google Scholar
  6. 6.
    H. Kalte, M. Porrmann, U. Ruckert System-programmable-on-chip approach enabling online fine-grained ID-placement, IPDPS’04, Workshop 3, page 141.Google Scholar
  7. 7.
    H. Kalte, M. Porrmann, U. Ruckert A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs, Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), 2002.Google Scholar
  8. 8.
    Alberto Donato and Fabrizio Ferrandi and Marco D. Santambrogio and Donatella Sciuto Coperating system support for dynamically reconfigurable SoC architectures., IEEE-SoCC, 2005.Google Scholar
  9. 9.
    Vincenzo Rana, Chiara Sandionigi and Marco Domenico Santambrogio, A genetic algorithm based solution for dynamically reconfigurable modules allocation, Southern Conference on Programmable Logic, pages 183–186, 2007.Google Scholar

Copyright information

© Springer-Verlag US 2009

Authors and Affiliations

  1. 1.Politecnico di MilanoDipartimento di Elettronica e Informazione MilanoItaly

Personalised recommendations