Reconfigurable Logic


With the soaring price of custom electronics at advanced technology nodes, reconfigurable electronics are becoming even more important. In reconfigurable electronics, versatile architectures allow customized functions to be bound after fabrication. This paradigm of software-definable hardware offers intriguing benefits that include flexibility through in situ reprogrammation, fault tolerance through circumlocution, and rapid response solutions to be formed by configuring pre-built components. The penultimate example in current practice is the field programmable gate array (FPGA), which has evolved from being a curiosity to a multi-billion dollar disruptive technology. Phase change materials have not traditionally played a role in reconfigurable electronics, but offer powerful advantages by virtue of their non-volatility, durability, and the possibility of multi-state configurations. These concepts lead potentially to more compact computation architectures based on threshold logic, or more ambitiously dense arrays of artificial neurons and other novel hybrid (digital plus analog) signal processing architectures.


Boolean Function Field Programmable Gate Array Phase Change Material Very Large Scale Integration Combinational Logic 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [18.1]
    Bakoglu, H.B. Circuits, Interconnections, and Packaging for VLSI, Addison Wesley, Reading, MA (1990)Google Scholar
  2. [18.2]
    Martin, A. J., Alain J., Nystrom, M.: Asynchronous techniques for system-on-chip design. Proc. of the IEEE94, 1089–1120 (2006)CrossRefGoogle Scholar
  3. [18.3]
    Gray, C.T., Liu, W. and Cavin, R.K., Wave Pipelining: Theory and CMOS Implementation, Kluwer Academic Publications (1993)Google Scholar
  4. [18.4]
    Burleson, W.P., Ciesielski, M., Klass and F. Liu, W.: Wave-pipelining: A tutorial and research survey. IEEE Transactions On Very Large Scale Integration (VLSI) Systems6, 464-474 (1998)CrossRefGoogle Scholar
  5. [18.5]
    Brayton, R.K, Hachtel, G.D. and Sangiovanni-Vincentelli, A.L.: Multilevel logic synthesis. Proceedings of the IEEE78, 254-300 (1990)CrossRefGoogle Scholar
  6. [18.6]
    Moret, B. M.: The Theory of Computation. Addison-Wesley, Reading, MA (1998)Google Scholar
  7. [18.7]
    Hennessy, J. L., and Patterson, D. A.: Computer Architecture: A Quantitative Approach (Third Edition). Morgan Kaufmann Publishers, San Francisco, CA (2003)Google Scholar
  8. [18.8]
    Donath, W.: Placement and average interconnection lengths of computer logic, IEEE Trans. Of Circuits and Systems,CAS-26(4) (April 1979)Google Scholar
  9. [18.9]
    Barabási, A.-L. and Réka, A.: Emergence of scaling in random networks. Science286, 509-512 (1999)CrossRefGoogle Scholar
  10. [18.10]
    De Hon, A.: Reconfigurable Architectures for General-Purpose Computing. AI Technical Report 1586, MIT Artificial Intelligence Laboratory, Cambridge, MA, (1996)Google Scholar
  11. [18.11]
    Maciel, A. and Therien, D.: Threshold circuits of small majority-depth. Information and Computation,146, 55-82 (1998)CrossRefGoogle Scholar
  12. [18.12]
    Vollmer, H.:. Introduction to Circuit Complexity. Springer, New York (1999)Google Scholar
  13. [18.13]
    Parberry, I.: Circuit Complexity and Neural Networks, MIT Press, Cambridge, MA (1994)Google Scholar
  14. [18.14]
    Brown, K.: Inventors at Work : Interviews With 16 Notable American Inventors, Microsoft Press (1988)Google Scholar
  15. [18.15]
    Minsky, M. L. and Papert, S. A.: Perceptrons (expanded edition), MIT Press, Cambridge MA (1988).Google Scholar
  16. [18.16]
    Haykin, S.: Neural Networks: A Comprehensive Foundation. Prentice Hall, Upper Saddle River, NJ (1999)Google Scholar
  17. [18.17]
    Sackinger, E., Lee, E. K. F. and Gulak, P.G.: A CMOS Field-programmable analog array. IEEE Solid-State Circuits Conference. (ISSCC), 186-314 (1991)Google Scholar
  18. [18.18]
    Gulak, P.G.: Field programmable analog arrays: past, present and future perspectives. Proceedings of International Conference on Microelectronics. pp. 123-126 (6 November 1995).Google Scholar
  19. [18.19]
    Schweber, B.: Programmable analog ICs: Designer’s delight or dilemma?. Electronic Design News. 72-84 (13 April 2000)Google Scholar
  20. [18.20]
    Bindra, A.: Field programmability pervades analog devices. Electronic Design, 56-62 (9 July 2001)Google Scholar
  21. [18.21]
    Edwards, R.T., Strohbehn, K. and Jaskulek, S.E.: A field-programmable mixed-signal array architecture using antifuse interconnects. Proceedings from the 2000 IEEE International Symposium on Circuits and Systems, Geneva, 319-322 (2000)Google Scholar
  22. [18.22]
    Lee, E.K.F. and Gulak, P.G.: Field programmable analogue array based on MOSFET transconductors. Electronics Letters28, 292-293 (January 1992).Google Scholar
  23. [18.23]
    Actel Fusion Programmable System Chips, Revision 1.2 product announcement, Actel Corporation ( (2007).
  24. [18.24]
    Stoica, A., Keymeulen, D., Zebulum, R. S., Mojarradi, M., Kat-koori, S., Daud, T.: Adaptive and Evolvable Analog Electronics for Space Applications. Proceedings of the 7th International Conference on Evolvable Systems (ICES), 379-390, (2007)Google Scholar
  25. [18.25]
    Pierzchala, E., Gulak, G. and Chua, L. (editors): Field Programmable Analog Arrays, Springer, New York (1994)Google Scholar
  26. [18.26]
    Green, H.E.: The numerical solution of some important transmission-line problems. IEEE Transactions on Microwave Theory and Techniques. MTT-13, 676-692 (May 1965)Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2009

Authors and Affiliations

  1. 1.Air Force Research Laboratory (AFRL/RVSE)KafbUSA

Personalised recommendations