Advertisement

Devices for Low Power Electronics

  • Syed Kamrul Islam
  • Mohammad Rafiqul Haider
Chapter

Abstract

The introduction of the concept of integrated circuits in 1958 by Jack Kilby and Robert Noyce enabled the electronics industry to achieve a phenomenal growth over the past several decades. The dimensions of semiconductor devices have been continuously shrinking to meet the needed requirements of high speed and low power as demanded by the circuit designers. Moore’s law is a well-established rule of thumb for scaling device dimensions. Minimum feature sizes of MOSFET devices have shrunk considerably since 1970, thereby increasing the number of transistors in a single integrated circuit as illustrated in Fig. 2.1

Keywords

Supply Voltage Power Dissipation Hafnium Oxide Minimum Feature Size MOSFET Device 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
  2. 2.
    Arden WM (2002) The international technology roadmap for semiconductors – Perspectives and challenges for the next 15 years. Curr Opin Solid State Mater Sci 6(5):371–377CrossRefGoogle Scholar
  3. 3.
    Moore G (2003) No Exponential is Forever: But “Forever” Can Be Delayed! IEEE international solid state circuits conference (ISSCC)Google Scholar
  4. 4.
    Henzler S (2007) Power management of digital circuits in deep sub-micron CMOS Technologies, SpringerGoogle Scholar
  5. 5.
    Baccarani G, Wordeman MR, Dennard RH (1984) Generalized scaling theory and its application to a 1/4 micron MOSFET design. IEEE Trans Electron Devices ED-31:452–462CrossRefGoogle Scholar
  6. 6.
    Doering R, Nishi Y (2007) Handbook of semiconductor manufacturing technology, 2nd edn. CRC Press, Taylor & Francis Group, Boca Raton, p 1. ISBN 978-1-5744-4675-3Google Scholar
  7. 7.
    Sakurai T, Matsuzawa A, Douseki T (2006) Fully-depleted SOI CMOS circuits and technology for ultralow-power application. Springer, New York, p 1. ISBN 0387292179Google Scholar
  8. 8.
    Celler GK, Cristoloveanu S (2003) Frontiers of silicon-on-insulator. J Appl Phys 93(9):4955–4978CrossRefGoogle Scholar
  9. 9.
    Blalock BJ, Cristoloveanu S, Dufrene BM, Allibert F, Mojarradi MM (2002) The multiple-gate MOS-JFET transistor. Int J High Speed Electron Syst 12(2):511–520CrossRefGoogle Scholar
  10. 10.
    Sakurai T, Matsuzawa A, Douseki T (2006) Fully-depleted SOI CMOS circuits and technology for ultralow-power application. Springer, p 1, ISBN: 0387292179Google Scholar
  11. 11.
  12. 12.
    Colinge JP (1991) Silicon-on-insulator technology: materials to VLSI. Kluwer, Dordrecht, the NetherlandsGoogle Scholar
  13. 13.
    Lu LT, Jacobs JB, Chung JE, Antoniadis DA (1994) Deep-submicrometer channel design in silicon-on-insulator (SOI) MOSFETs. IEEE Electron Device Lett 15:366–369CrossRefGoogle Scholar
  14. 14.
    Shahidi GG (2002) SOI Technology for the GHz Era. IBM J Res Dev 46(2/3):121–131CrossRefGoogle Scholar
  15. 15.
    Bohr MT, Chau RS, Ghani T, Mistry K (2007) The high-k solution. IEEE Spectr 44:30–35CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.Department of Electrical and Computer EngineeringUniversity of TennesseeKnoxvilleUSA
  2. 2.Department of Engineering ScienceSonoma State UniversityRohnert ParkUSA

Personalised recommendations