Power Modeling and Estimation at Transistor and Logic Gate Levels
KeywordsPower Dissipation Logic Gate Tunneling Current Gate Oxide NAND Gate
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Unable to display preview. Download preview PDF.
© Springer-Verlag US 2008