Technological Boundaries of Voltage and Frequency Scaling for Power Performance Tuning
In this chapter, we concentrate on technological quantitative pointers for adaptive voltage scaling (AVS) and adaptive body biasing (ABB) in modern CMOS digital designs. In particular, we will present the power savings that can be expected, the power-delay trade-offs that can be made, and the implications of these techniques on present semiconductor techn-ologies. Furthermore, we will show to which extent process-dependent performance compensation can be used. Our presentation is a result of extensive analyses based on test-circuits fabricated in the state-of-the-art CMOS processes. Experimental results have been obtained for both 90 nm and 65 nm CMOS technology nodes.
Adaptive Power Performance Tuning of ICs
The integration density of Integrated Circuits is doubling every 18 months. Soon, advanced process generations will integrate 1 billion transistors on a single chip. Such chips are the heart of a new generation of devices that are changing our daily life fundamentally. Power...
KeywordsLeakage Current Threshold Voltage Supply Voltage Tuning Range Power Saving
- Haensch, et al., “Silicon CMOS devices beyond Scaling”, IBM Journal of Research and Development, July/September 2006, Vol. 50, No. 4/5, pp. 339–361Google Scholar
- D.J. Frank, “Power constrained CMOS scaling limits”, IBM Journal of Research and Development, March/May 2002, Vol. 46, No. 23, pp. 235–244Google Scholar
- AMD PowerNOW! Technology, AMD white paper, November 2000, http://www.amd.com
- M. Fleishman, “Longrun power management; Dynamic power management for crusoe processor”, Transmeta white paper, January 2001, http://www.transmeta.com
- S. Gochman, et al., 01C;The Intel Pentium M processors: Microarchitecture and performance”, l Technology Journal, May 2003, Vol. 7, No. 2, pp. 22–36Google Scholar
- T. Miyake, et al., “Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS”, Proceedings of IEEE Custom Integrated Circuits Conference, 2001, pp. 275–278Google Scholar
- J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and Vivek De, “Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage”, IEEE Solid-State Circuits Conference, February 2002, Vol. 1, pp. 422–478Google Scholar
- K.Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, ”Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits ”, Proceedings of the IEEE, February 2003, Vol. 91, No. 2 pp. 305–327Google Scholar
- M. Meijer, F. Pessolano, and J. Pineda de Gyvez, “Technology exploration for adaptive power and frequency scaling in 90 nm CMOS”, Proceedings of International Symposium on Low Power Electronic Design, August 2004, pp.14–19Google Scholar
- M. Meijer, F. Pessolano, and J. Pineda de Gyvez, “Limits to performance spread tuning using adaptive voltage and body biasing”, Proceedings of International Symposium on Circuits and Systems, May 2005, pp.23–26Google Scholar