Advertisement

CPU Architectures for Speech Processing

  • Priyabrata Sinha
Chapter

Abstract

In the world of embedded applications such as the ones we discussed in the Introduction, the application system is typically implemented as a combination of software running on some kind of a microprocessor and external hardware. Each microprocessor available in the marketplace is associated with its own structure, functionality, and capabilities, and ultimately it is the capabilities of the microprocessor that determines what functions may or may not be executed by the software. Therefore, understanding the different types of processor architectures, both in terms of Central Processing Unit (CPU) functionality and on-chip peripheral features, is a key component of making the right system design choices for any given application. This chapter focuses on various types of CPU architectures that are commonly used for speech processing applications as well as general control applications that might include some speech processing functionality. There are several architectural features that serve as enablers for efficient execution of the signal processing and speech processing building-block functions we have discussed in the two previous chapters (not to mention the more complex algorithms we are going to explore in the remaining chapters). These architectural features and considerations are discussed in this chapter in some detail. A discussion about on-chip peripherals is left for the next chapter.

Keywords

Digital Signal Processor Central Processing Unit Circular Buffer Instruction Cycle Signal Processing Task 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    JL Hennessy, DA Patterson Computer Architecture – A Quantitative Approach, Morgan Kaufmann, 2007.Google Scholar
  2. 2.
    JG Proakis, DG Manolakis Digital Signal Processing – Principles, Algorithms and Applications, Prentice Hall, 1995.Google Scholar
  3. 3.
    Microchip Technology Inc dsPIC30F/33F Programmer’s Reference Manual.Google Scholar
  4. 4.
    Microchip Technology Inc dsPIC33F Family Reference Manual.Google Scholar
  5. 5.
    P Sinha (2005) DSC is an SoC Innovation, Electronic Engineering Times, July 2005, pages 51–52.Google Scholar
  6. 6.
    D Sweetman See MIPS Run, Morgan Kaufmann, 1999.Google Scholar
  7. 7.
    www.ti.com – website of Texas Instruments.
  8. 8.
    www.analog.com– website of Analog Devices.
  9. 9.
    www.freescale.com –website of Freescale Semiconductor.
  10. 10.
    www.arm.com –website of ARM Semiconductor.

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.Microchip Technology, Inc.ChandlerUSA

Personalised recommendations