Very recently, researchers have achieved revolutionary advances that may radically change the future of computing. By controlling the transfer of energy between molecules, molecular-scale structures can be used to perform computational tasks. As we approach the economic and physical limits of current solid-state electronics, traditional semiconductor devices become increasingly difficult to manufacture. Advances in physics, chemistry, and biology have exposed new research opportunities for “bottom-up” fabrication techniques [1–8]. These bottom-up techniques are referred to as chemical self-assembly. Unlike photolithographic and etch techniques used in CMOS technologies, bottom-up fabrication techniques rely on molecules assembling themselves into regular patterns to create a computing system. Molecular electronics will not only address the ultimate limits of miniaturization but also provide promising methods for novel manufacturing techniques.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Y. Cui et al., “Diameter-controlled Synthesis of Single Crystal Silicon Nanowires,” Applied Physics Letters, vol. 78, pp. 2214-2216, 2001.
T. Kamins et al., “Chemical-vapor Deposition of Si Nanowires Nucleated by TiSi2 Islands on Si,” Applied Physics Letters, vol. 76, 2000.
J. Mbindyo et al., “DNA-directed Assembly of Gold Nanowires on Complemen- tary Surfaces,” Advanced Materials, vol. 13, pp. 249-254, 2001.
D. J. Pena et al., “Electrochemical Synthesis of Multi-Material Nanowires as Building Blocks for Functional Nanostructures,” in MRS Symposium Proceedings, vol. 636, 2001.
R. Service, “Assembling Nanocircuits from the Bottom Up,” Science, vol. 293, 2001.
H. Soh et al., “Integrated Nanotube Circuits: Controlled Growth and Ohmic Contacting of Single-walled Carbon Nanotubes,” Applied Physics Letters, vol. 75, 1999.
E. Winfree et al., “Design and Self-Assembly of Two-Dimensional DNA Crystals,” Nature, vol. 394, pp. 539-544, 1998.
Y. Xia et al., “Unconventional Methods for Fabricating and Patterning Nanos- tructures,” Chemical Review, 1999.
S. C. Goldstein and M. Budiu, “NanoFabrics: Spatial Computing Using Molecular Electronics,” in Proceedings of the 28th Annual International Symposium on Computer Architecture, pp. 178-191, 2001.
S. C. Goldstein and D. Rosewater, “Digital Logic Using Molecular Electronics,” in Proceedings of the IEEE International Solid State Circuits Conference, pp. 204-205, 2002.
M. Butts, A. DeHon, and S. C. Goldstein, “Molecular Electronics: Devices, Systems and Tools for Gigagate, Gigabit Chip,” in Proceedings of International Conference on Computer Aided Design, pp. 440-443, 2002.
M. R. Stan et al., “Molecular Electronics: From Devices and Interconnect to Circuits and Architecture,” In Proceedings of the IEEE, vol. 91, pp. 1940-1957, November 2003.
M. Mishra and S. C. Goldstein, “Defect Tolerance at the End of the Roadmap,” in Proceedings of International Test Conference, 2003.
M. A. Reed and T. Lee, ed., Molecular Electronics, ch. 13. American Scientific Publishers, 2003.
M. Mishra and S. C. Goldstein, “Scalable Defect Tolerance for Molecular Electronics,” in Proceedings of International Symposium on High-Performance Architecture, Feb. 2002.
Y. Luo et al., “Two-Dimensional Molecular Electronics Circuits,” CHEMPHYSCHEM, vol. 3, pp. 519-525, 2002.
J. R. Heath, et al., “A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology,” Science, vol. 280, pp. 1716-1721, June 1998.
R. Rajsuman, “Design and Test of Large Embedded Memories: An Overview,” In IEEE Design and Test of Computers, vol. 18, pp. 16-27, May-June 2001.
S. K. Sinha et al., “Tunable Fault Tolerance for Runtime Reconfigurable Architectures,” in IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 185-192, April 2000.
C. Stroud, et al., “Built-In Self-Test of Logic Blocks in FPGAs (Finally, A Free Lunch: BIST Without Overhead!),” in Proceedings of IEEE VLSI Test Symposium, pp. 387-392, 1996.
C. Stroud, E. Lee, and M. Abramovici, “BIST-based Diagnostics for FPGA Logic Blocks,” in Proceedings of IEEE International Test Conference, pp. 539- 547,1997.
C. Metra et al., “Novel Technique for Testing FPGAs,” in Proceedings of Design, Automation and Test in Europe, pp. 89-94, February 1998.
S. J. Wang and T. M. Tsai, “Test and diagnosis of faulty logic blocks in FPGAs,” In IEE Proceedings of Computers and Digital Techniques, vol. 146, pp. 100-106, March 1999.
F. Toth, “Get the EasyPath Solution,” Xcell Journal, Summer 2003.
B. Culbertson et al., “Defect Tolerance on the Teramac Custom Computer,” in Proceedings of 5th IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 140-147, 1997.
J. G. Brown and R. D. Blanton, “CAEN-BIST: Testing the NanoFabric,” in International Test Conference, pp. 462-471, Oct. 2004.
Z. Wang and K. Chakrabarty, “Built-In Self-Test of Molecular Electronics-Based Nanofabrics,” in Proceedings of European Test Symposium, pp. 168-173, May 2005.
M. M. Ziegler and M. R. Stan, “A Case for CMOS/Nano Co-design,” in Pro- ceedings of the International Conference on Computer-Aided Design, November 2002.
M. M. Ziegler and M. R. Stan, “The CMOS/Nano Interface from a Circuits Perspective,” in Proceedings of the International Symposium on Circuits and Systems, May 2003.
C. P. Collier et al., “Electronically Configurable Molecular-Based Logic Gates,” Science, vol. 285, July 1999.
S. Goldstein et al., “Reconfigurable Computing and Electronic Nanotechnology,” in Proceedings of IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pp. 132-142, 2003.
M. Abramovici, M. A. Breuer and A. D. Friedman, Digital Systems Testing and Testable Design. Piscataway, NJ: IEEE Press, 1990.
S. Venkataraman and S. B. Drummonds, “Poirot: Applications of a Logic Fault Diagnosis Tool,” in IEEE Design and Test of Computers, vol. 18, January 2001.
J. E. Smith, “Detection of Faults in Programmable Logic Arrays,” IEEE Transactions on Computers, vol. C-28, no. 11, pp. 845-853, 1979.
M. M. Ligthart and R. J. Stans, “A Fault Model for PLAs,” IEEE Transactions on Computer-aided Design, vol. 10, no. 2, pp. 265-270, 1991.
L. Durbek and N. J. Macias, “Defect Tolerant, Fine-Grained Parallel Testing of a Cell Matrix,” in Proceedings of SPIE ITCom, vol. 4867, 2002.
T. Rueckes et al., “Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing,” Science, vol. 289, pp. 94-97, 2000.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Brown, J.G., Blanton, R.D.(. (2008). A Built-In Self-Test and Diagnosis Strategy for Chemically-Assembled Electronic Nanotechnology. In: Tehranipoor, M. (eds) Emerging Nanotechnologies. Frontiers in Electronic Testing, vol 37. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-74747-7_4
Download citation
DOI: https://doi.org/10.1007/978-0-387-74747-7_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-74746-0
Online ISBN: 978-0-387-74747-7
eBook Packages: EngineeringEngineering (R0)