Defect-Tolerant Logic with Nanoscale Crossbar Circuits

  • T. Hogg
  • G. Snider
Part of the Frontiers in Electronic Testing book series (FRET, volume 37)

Molecular electronics offers the possibility of significantly denser circuits than current lithography-based manufacturing. Achieving this potential requires circuit designs exploiting the capabilities of molecular electronics while compensating for limitations of current fabrication approaches, particularly defects. Creating such circuits in spite of fabrication defects requires economic trade-offs. For instance, accepting lower yields or improving fabrication could reduce defect rates, but increase production cost. Algorithmic configuration strategies for defect-tolerant systems [28], discussed in this chapter, provide higher defect tolerance, but add to manufacturing cost with the additional testing and analysis required. Evaluating this strategy requires determining what defect rates are tolerable at all, i.e., is there some level of defects beyond which constructing circuits is not practical? If we can accommodate defects, how much area overhead is required and how is it affected by choice of circuit geometry? This chapter is an empirical exploration of these questions.


Defect Rate Diode Junction Output Wire Input Wire Horizontal Wire 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    J. G. Brown and R. D. Blanton, “CAEN-BIST: testing the nanofabric,” In Proc. of the Intl. Test Conf. (ITC2004), pages 462-471, 2004Google Scholar
  2. 2.
    Y. Chen et al., “Nanoscale molecular-switch crossbar circuits,” Nanotechnology, 14:462-468, 2003CrossRefGoogle Scholar
  3. 3.
    Y. Chen and R. S. Williams, Nanoscale patterning for the formation of extensive wires, US Patent 6,294,450, September 25 2001Google Scholar
  4. 4.
    C. P. Collier et al., “Electronically configurable molecular-based logic gates,” Science, 285:391-394, 1999CrossRefGoogle Scholar
  5. 5.
    L. P. Cordella et al., “An improved algorithm for matching large graphs,” In Proc. of the 3rd IAPR-TC-15 Intl. Workshop on Graph-Based Representations, pages 149-159, 2001Google Scholar
  6. 6.
    A. DeHon, “Array-based architecture for FET-based nanoscale electronics,” IEEE Trans. on Nanotechnology, 2:23-32, 2003CrossRefGoogle Scholar
  7. 7.
    A. DeHon, S. C. Goldstein, P. J. Kuekes, and P. Lincoln, “Nonphotolithographic nanoscale memory density prospects,” IEEE Trans. on Nanotechnology, 4:215-228, 2005CrossRefGoogle Scholar
  8. 8.
    A. DeHon, P. Lincoln, and J. E. Savage, “Stochastic assembly of sublithographic nanoscale interfaces,” IEEE Trans. on Nanotechnology, 2:165-174, 2003CrossRefGoogle Scholar
  9. 9.
    A. DeHon and H. Naeimi, “Seven strategies for tolerating highly defective fabrication,” IEEE Design and Test of Computers, pages 306-315, July-August 2005Google Scholar
  10. 10.
    Y. El-Sonbaty and M. A. Ismail, “A graph-decomposition algorithm for graph optimal monomorphism,” In A. F. Clark, editor, Proc. of the 8th British Mach- ine Vision Conference (BMVC97), 1997Google Scholar
  11. 11.
    P. Erdos and A. Renyi, “On the evolution of random graphs,” Publ. Math. Inst. Hung. Acad. Sci., 5:17-61, 1960MathSciNetGoogle Scholar
  12. 12.
    E. Friedgut and G. Kalai, “Every monotone graph property has a sharp threshold,” Proc. of the American Mathematical Society, 124(10):2993-3002, 1996MATHCrossRefMathSciNetGoogle Scholar
  13. 13.
    A. Goel, S. Rai, and B. Krishnamachari, “Monotone properties of random geometric graphs have sharp thresholds,” Annals of Applied Probability, 15:2535-2552, 2005MATHCrossRefMathSciNetGoogle Scholar
  14. 14.
    S. Goldstein and M. Budiu, “Nanofabrics: Spatial computing using molecular electronics,” In Proc. of the 28th Intl. Symposium on Computer Architecture (ISCA), pages 178-191, 2001Google Scholar
  15. 15.
    J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams, “A defect-tolerant computer architecture: Opportunities for nanotechnology,” Science, 280:1716-1721, 1998CrossRefGoogle Scholar
  16. 16.
    T. Hogg, Y. Chen, and P. Kuekes, “Assembling nanoscale circuits with randomized connections,” IEEE Transactions on Nanotechnology, 5:110-122, 2006CrossRefGoogle Scholar
  17. 17.
    T. Hogg, B. A. Huberman, and C. P. Williams, editors, Frontiers in Prob- lem Solving: Phase Transitions and Complexity, volume 81, Amsterdam, 1996. Elsevier. Special issue of Artificial IntelligenceGoogle Scholar
  18. 18.
    T. Hogg and G. Snider, “Defect-tolerant adder circuits with nanoscale cross- bars,” IEEE Transactions on Nanotechnology, 5:97-100, 2006CrossRefGoogle Scholar
  19. 19.
    Yu Huang et al, “Logic gates and computation from assembled nanowire build- ing blocks,” Science, 294:1313-1317, 2001CrossRefGoogle Scholar
  20. 20.
    P. J. Kuekes and R. S. Williams, Demultiplexer for a molecular wire crossbar network, US Patent 6,256,767, 3 July 2001Google Scholar
  21. 21.
    P. J. Kuekes, R. S. Williams, and J. R. Heath, Molecular wire crossbar memory, US Patent 6,128,214, 3 Oct. 2000Google Scholar
  22. 22.
    P. J. Kuekes, R. S. Williams, and J. R. Heath, Molecular-wire crossbar inter- connect (MWCI) for signal routing and communications, US Patent 6,314,019, 6 Nov. 2001Google Scholar
  23. 23.
    P. J. Kuekes, D. R. Stewart, and R. S. Williams, “The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits,” J. Appl. Phys., 97:034301, 2005Google Scholar
  24. 24.
    P. Kuekes, Molecular crossbar latch, US Patent 6,586,965, 1 July 2003Google Scholar
  25. 25.
    N. A. Melosh et al, “Ultrahigh-density nanowire lattices and circuits,” Science, 300:112-115, 2003CrossRefGoogle Scholar
  26. 26.
    E. M. Palmer, Graphical Evolution: An Introduction to the Theory of Random Graphs, Wiley Interscience, NY, 1985MATHGoogle Scholar
  27. 27.
    R. Rad and M. Tehranipoor, “SCT: An approach for testing and configuring nanoscale devices,” In Proc. of the 24th IEEE VLSI Test Symposium (VTS06), pages 370-377, 2006Google Scholar
  28. 28.
    S. K. Shukla and R. I. Bahar, editors, “Nano, Quantum and Molecular Comput- ing: Implications to High Level Design and Validation,” Kluwer, Norwell, MA, 2004Google Scholar
  29. 29.
    SIVALab, VF graph matching library, University of Naples “Federico II”, 2001Google Scholar
  30. 30.
    M. Stan, P. Franzon, S. Goldstein, J. Lach, and M. Ziegler, “Molecular elec- tronics: From devices and interconnect to circuits and architecture,” Proc. of the IEEE, 91:1940-1957, 2003CrossRefGoogle Scholar
  31. 31.
    D. B. Strukov and K. K. Likharev, “CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices,” Nanotechnology, 16:888-900, 2005CrossRefGoogle Scholar
  32. 32.
    J. V. Neumann, “Probabilistic logics and the synthesis of reliable organisms from unreliable components,” In C. E. Shannon and J. McCarthy, editors, Automata Studies, volume 34 of Ann. Math. Stud., pages 43-98. Princeton University Press, 1956Google Scholar
  33. 33.
    Z. Wang and K. Chakrabarty, “Using built-in self-test and adaptive recovery for defect tolerance in molecular electronics-based nanofabrics,” In Proc. of International Test Conf. (ITC2005), pages 477-486, 2005Google Scholar
  34. 34.
    M. M. Ziegler and M. R. Stan, “Design and analysis of crossbar circuits for molecular nanoelectronics,” In Proc. 2nd IEEE Conf. on Nanotechnology (NANO2002), pages 323-327, 2002Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2008

Authors and Affiliations

  • T. Hogg
    • 1
  • G. Snider
    • 1
  1. 1.HP LabsPalo Alto

Personalised recommendations