Switch Modeling

  • Fayez Gebali


Packet Loss Output Port Loss Probability Input Port Input Buffer 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    H.J. Siegel, R.J. McMillen and P.T. Mueller, “A survey of Interconnection methods for reconfigurable parallel processing systems”, Proc. AFIPS 1979, vol. 48, pp. 529–542, 1979.Google Scholar
  2. 2.
    F.A. Tobagi, “Fast packet switch architectures for broadband integrated services digital networks”, Proc. IEEE, vol. 78, pp. 133–166, 1990.CrossRefGoogle Scholar
  3. 3.
    S.E. Butner and R. Chivukula, “On the limits of electronic ATM switching”, IEEE Networks, vol. 10, no. 6, pp. 26–31, Nov./Dec. 1996.Google Scholar
  4. 4.
    A. Sabaa, F. Elguibaly and D. Shpak, “Design and modeling of a nonblocking input-buffer ATM switch”, Canadian Journal of Electrical and Computer Engineering, vol. 22, pp. 87–93, 1997.Google Scholar
  5. 5.
    D. Present, C. Fayet, and G. Pujolle, “An optimal solution for ATM switches”, Computer Networks and ISDN Systems, vol. 29, pp. 2039–2052, 1998.CrossRefGoogle Scholar
  6. 6.
    R.Y. Awdeh and H.T. Muftah, “Survey of ATM switch architectures”, Computer Networks and ISDN Systems, vol. 27, pp. 1567–1613, 1995.CrossRefGoogle Scholar
  7. 7.
    J. Garcia-Haro and A. Jajszczyk, “ATM shared-memory switching architectures”, IEEE Networks, vol. 8, no. 4, pp. 18–26, Jul./Aug. 1994.Google Scholar
  8. 8.
    M. Murata, “Requirements on ATM switch architectures for quality-of-service guarantees”, IEICE Transactions on Communications., vol. E81-B, pp. 138–151, 1998.Google Scholar
  9. 9.
    A. Patavinal, “Nonblocking architecture for ATM switching”, IEEE Communications Magazine, pp. 38–48, Feb. 1993.Google Scholar
  10. 10.
    B. Patel, F. Schaffa, and M. Willebeek-LeMair, “The helix switch: A single chip cell switch design”, Computer Networks and ISDN Systems, vol. 28, pp. 1791–1807, 1996.CrossRefGoogle Scholar
  11. 11.
    “Design and evaluation of scalable shared-memory ATM switches”, IEICE Transactions on Communications., vol. E81-B, pp. 224–236, 1998.Google Scholar
  12. 12.
    N. Endo, T. Kozaki, T. Ohuchi, H. Kuwahara, and S. Gohara, “Shared buffer memory switch for an ATM exchange”, IEEE Trans. Commun., vol. 41, pp. 237–245, 1993.CrossRefGoogle Scholar
  13. 13.
    J.-F. Lin and S.-D. Wang, “A high performance fault-tolerant switching network for ATM”, IEICE Transactions on Communications., vol. E781-B, pp. 1518–1528, 1995.Google Scholar
  14. 14.
    S.-C. Yang and J.A. Silvester, “A reconfigurable ATM switch fabric for fault tolerance and traffic balancing”, IEEE Journal on Selected Areas in Communications, vol. 9, pp. 1205–1217, 1991.CrossRefGoogle Scholar

Copyright information

© Springer-Verlag US 2008

Authors and Affiliations

  • Fayez Gebali
    • 1
  1. 1.Department of Electrical & Computer EngineeringUniversity of VictoriaVictoriaV8W 3P6 CANADA

Personalised recommendations