Switches and Routers

  • Fayez Gebali


Packet Loss Output Port Input Port Time Division Multiple Access Input Buffer 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    J. Warland and R. Varaiya, High-Performance Communication Networks, Moragan Kaufmann, San Francisco, 2000.Google Scholar
  2. 2.
    W. Stallings, Data and Computer Communications, Fourth edition, Prentice Hall, New Jersey, 1994.Google Scholar
  3. 3.
    W. Stallings, Data and Computer Communications, Fifth edition, Prentice Hall, New Jersey, 1998.Google Scholar
  4. 4.
    A.V. Aho, J.E. Hopcroft, and J.D. Ullman, Data Structures and Algorithms, Addison-Wesley, Reading, Massachusetts, 1983.MATHGoogle Scholar
  5. 5.
    R. Sedgewick, Algorithms, Addison-Wesley, Reading, Massachusetts, 1984.Google Scholar
  6. 6.
    S. Baase, Computer Algorithms, Addison-Wesley, Reading, Massachusetts, 1983.Google Scholar
  7. 7.
    A.S. Tanenbaum, Computer Networks, Prentice Hall PTR, Upper Saddle River, New Jersey, 1996.Google Scholar
  8. 8.
    N. McKeown and T.E. Anderson, “A quantitative comparison of iterative scheduling algorithms for input-queued switches”, Computer Networks and ISDN Systems, vol. 30, pp. 2309–2326, 1998.CrossRefGoogle Scholar
  9. 9.
    M. Karol, M. Hluchyj, and S. Morgan, “Input versus output queuing on a space division switch”, IEEE Transactions on Communications, vol. 35, pp. 1347–1356, 1987.CrossRefGoogle Scholar
  10. 10.
    M.G. Hluchyj and M.J. Karol, “Queuing in high-performance packet switching”, IEEE J. Selected Areas in Communications, vol. 6, pp. 1587–1597, 1988.CrossRefGoogle Scholar
  11. 11.
    F. Elguibaly, A. Sabaa, and D. Shpak, “A new shift-register based ATM switch”, The First Annual Conference on Emerging Technologies and Applications in Communications (ETACOM), Portland, Oregon, pp. 24–27, May 7–10, 1996.Google Scholar
  12. 12.
    F. Elguibaly and S. Agarwal, “Design and performance analysis of shift register-based ATM switch”, IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, Victoria, British Columbia, pp. 70–73, August 20–22, 1997.Google Scholar
  13. 13.
    A. Sabaa, F. Elguibaly, and D. Shpak, “Design and modeling of a nonblocking input-buffer ATM switch”, Canadian Journal of Electrical & Computer Engineering, vol. 22, no. 3, pp. 87–93, 1997.Google Scholar

Copyright information

© Springer-Verlag US 2008

Authors and Affiliations

  • Fayez Gebali
    • 1
  1. 1.Department of Electrical & Computer EngineeringUniversity of VictoriaVictoriaV8W 3P6 CANADA

Personalised recommendations