Caronte: A methodology for the Implementation of Partially dynamically Self-Reconfiguring Systems on FPGA Platforms

  • Alberto Donato
  • Fabrizio Ferrandi
  • Massimo Redaelli
  • Marco Domenico Santambrogio
  • Donatella Sciuto
Part of the IFIP International Federation for Information Proc book series (IFIPAICT, volume 240)

This paper aims at introducing a complete methodology that allows to easily implement on an fpga a system specification by exploiting the capabilities of partial dynamic reconfiguration provided by the modern boards. In the resulting system, which includes a set of fixed components (such as a processor and a controller) as well as some reconfigurable area (which can be allotted to different tasks running concurrently and replaced independently of one another — thus possibly hiding reconfiguration times), reconfiguration is handled internally by the system, without the use of external hardware. In order to meet the software requirements of complex systems, the solution is provided with a porting of a real–time gnu/Linux os, μCLinux, which allows software processes to exploit a rich set of features, and with a Linux module that simplifies and enhances the handling of reconfiguration.


Processing Element System Call Node Logic Software Side Core Manager 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Derek R. Curd. Dynamic Reconfiguration of RocketIO MGT Attributes. Technical Report XAPP660, Xilinx Inc., February 2004.Google Scholar
  2. 2.
    Vince Ech, Punit Kalra, Rick LeBlanc, and Jim McManus. In-Circuit Partial Reconfiguration of RocketIO Attributes. Technical Report XAPP662, Xilinx Inc., January 2003.Google Scholar
  3. 3.
    Marco D. Santambrogio. A methodology for dynamic reconfigurability in embedded system design. Master's thesis, Politecnico di Milano, 2004.
  4. 4.
    Marco D. Santambrogio. Dynamic reconfigurability in embedded system design — a model for the dynamic reconfiguration. Master's thesis, University of Illinois at Chicago, 2004.
  5. 5.
    Fabrizio Ferrandi, Marco D. Santambrogio, and Donatella Sciuto. A Design Methodology for Dynamic Reconfiguration: The Caronte Architecture. In The 12th Reconfigurable Architectures Workshop (RAW 2005), 2005.Google Scholar
  6. 6.
    John Williams and Neil Bergmann. Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip. In Toomas P. Plaks, editor, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. CSREA Press, 2004.Google Scholar
  7. 7.
    Arcturus Networks Inc. µclinux, Embedded Linux/Microcontroller Project. In
  8. 8.
    D. T. Hoang. Searching genetic databases on splash 2. pages 185-191. Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, D.A. Buell and K.L. Pocek, 1993.Google Scholar
  9. 9.
    D. A. Buell. A splash 2 tutorial. technical report src-tr-92-087. Supercomputing Research Center, December 1992.Google Scholar
  10. 10.
    D. T. Hoang. Searching genetic databases on splash2. pages 185-191. Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, D.A. Buell and K.L. Pocek, 1993.Google Scholar
  11. 11.
    D. Ross, O. Vellacott, and M. Turner. An fpga-based hardware accelerator for image processing. pages 299-306. More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, W. Moore and W. Luk, 1993.Google Scholar
  12. 12.
    P. Lysaught, J. Stockwood, J. Law, and D. Girma. Artificial neural network implementation on a fine-grainde FPGA. R. Hartenstein and M.Z. Servit, 1994.Google Scholar
  13. 13.
    P.C. French and R.W.Taylor. A self-reconfiguring processor. pages 50-59. Proceedings of IEEE Workshop on FPGAs for Custom Computing Machine, D.A. Buell and K.L. Pocek, 1993.Google Scholar
  14. 14.
    Edson L. Horta, John W. Lockwood, and David Parlour. Dynamic hardware plugins in an fpga with partial run-time reconfigurtion. pages 844-848, 1993.Google Scholar
  15. 15.
    S. Tapp. Configuration quick start guidelines. XAPP151, July 2003.Google Scholar
  16. 16.
    Edson Horta and John W. Lockwood. Parbit: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (fpgas). Washington University, Department of Computer Science, Technical Report WUCS-01-13, July 2001.Google Scholar
  17. 17.
    David E. Taylor, John W. Lockwood, and Sarang Dharmapurikar. Generalized rad module interface specification of the field programmable port extender (fpx). Washington University, Department of Computer Science. Version 2.0, Technical Report, January 2000.Google Scholar
  18. 18.
    B. Blodget, S. McMillan, and P. Lysaght. A lightweight approach for embedded reconfiguration of fpgas. 1991.Google Scholar
  19. 19.
    G. Brebner. A virtual hardware operating system for the xilinix xc6200. pages 327-336. IEEE Symposium on Field Programmable Logic and Applications, 1996.Google Scholar
  20. 20.
    J. Case, N. Gupta, L.J. Mitta, and D. Ridgeway. Design methodologies for core-based FPGA design. Xilinx Inc., 1997.Google Scholar
  21. 21.
    S. Guccione and D.Levi. Run-time parameterizable cores. pages 215-222. IEEE Symposium on Filed Programmable Logic and Application, 1999.Google Scholar
  22. 22.
    Xilinx Inc. Embedded Development Kit EDK 6.2i. Xilinx Inc., 2004.Google Scholar
  23. 23.
    R. Maestra, F.J. Kurdahi, M. Fernandez, R. Hermida, N. Bagherzadeh, and H. Singh. A framework for reconfigurable computing: Task scheduling and context management. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 9 (6):858-873, December 2001.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2007

Authors and Affiliations

  • Alberto Donato
    • 1
  • Fabrizio Ferrandi
    • 1
  • Massimo Redaelli
    • 1
  • Marco Domenico Santambrogio
    • 1
  • Donatella Sciuto
    • 1
  1. 1.Politecnico di MilanoItaly

Personalised recommendations