Quasi delay insensitive circuits are functionally independent of delays in gates and wires (except for some particular wires). Such asynchronous circuits offer high robustness but do not perform well to automatically synthesize and optimize. This paper presents a new methodology to model and synthesize data path QDI circuits. The model used to represent circuits is based on Multi-valued Decision Diagrams and allows obtaining QDI circuits with two-input gates. Optimization is achieved by applying a technology mapping algorithm with a library of asynchronous standard cells called TAL. This work is a part of the back-end of our synthesis flow from high level language. Throughout the paper, a digit-slice radix 4 ALU is used as an example to illustrate the methodology and show the results.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
8 References
Renaudin, M., Asynchronous circuits and systems: a promising design alternative. Microelectronic Engineering, 2000. 54(1-2): p. 133-149.
Dinh Duc, A.V., L. Fesquet, and M. Renaudin. Synthesis of QDI Asynchronous Circuits from DTL-style Petri Net. in 11th IEEE/ACM International Workshop on Logic & Synthesis. 2002. New Orleans, Louisiana.
Dinh Duc, A.V., et al. TAST CAD Tools. in ACiD-WG workshop. 2002. Munich, Germany.
Martin, A.J., The Limitations to Delay-Insensitivity in Asynchronous Circuits, in Advanced Research in VLSI, W.J. Dally, Editor. 1990, MIT Press. p. 263-278.
Manohar, R., T.K. Lee, and A.J. Martin. Projection: A Synthesis Technique for Concurrent Systems. in The 5th IEEE International Symposium on Asynchronous Circuits and Systems. 1999.
Toms, W.B. QDI Implementation of Boolean Graphs. in 14th UK Asynchronous Forum. 2003.
Burns, S.M., General Condition for the Decomposition of State Holding Elements, in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems. 1996, IEEE Computer Society Press.
Lemberski, I. and M.B. Josephs. Optimal Two-Level Delay-Insensitive Implementation of Logic Functions. in PATMOS. 2002. Spain.
Nielsen, C.D. Evaluation of Function Blocks for Asynchronous Design. in eurodac. 1994: icsp.
Martin, A.J., The Limitations to Delay-Insensitivity in Asynchronous Circuits, in Advanced Research in VLSI, W.J. Dally, Editor. 1990, MIT Press. p. 263-278.
Bregier, V., et al. Modeling and Synthesis of multi-rail multi-protocol QDI circuits. in International Workshop on Logic Synthesis. 2004.
Kam, T., et al. Multi-valued decision diagrams: Theory and applications. International Journal on Multiple-Valued Logic, 1998. 4(1-2): p. 9-24.
Dreschler, R. and B. Becker, Binary Decision Diagrams, Theory and Implementation. Kluwer Academic Publishers ed. 1998: Kluwer Academic Publishers.
Maurine, P., et al. Static Implementation of QDI Asynchronous Primitives. in PATMOS: 13th International Workshop on Power and Timing Modeling, Optimization and Simulation. 2003.
Keutzer, K. DAGON: technology binding and local optimization by DAG matching. in Proceedings of the 24th ACM/IEEE conference on Design automation. 1987. Miami Beach, Florida, United States.
Zhao, M. and S.S. Sapatnekar. A new structural pattern matching algorithm for technology mapping. in The 38th Conference on Design Automation. 2001. Las Vegas, Nevada, United States.
Matsunaga, Y. On Accelerating Pattern Matching for Technology Mapping. in International Conference on Computer Aided Design. 1998. San Jose, California, United States.
Cortadella, J., et al. Decomposition and technology mapping of speed-independent circuits using Boolean relations. in Proc. International Conf. Computer-Aided Design (ICCAD). 1997.
Myers, C.J., P.A. Beerel, and T.H.-Y. Meng, Technology Mapping of Timed Circuits, in Asynchronous Design Methodologies. 1995, Elsevier Science Publishers. p. 138-147.
Siegel, P.S.K., Automatic Technology Mapping for Asynchronous Designs. 1995, Stanford University.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer Science+Business Media, LLC
About this paper
Cite this paper
Folco, B., Brégier, V., Fesquet, L., Renaudin, M. (2007). Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits. In: Reis, R., Osseiran, A., Pfleiderer, HJ. (eds) Vlsi-Soc: From Systems To Silicon. IFIP International Federation for Information Proc, vol 240. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-73661-7_5
Download citation
DOI: https://doi.org/10.1007/978-0-387-73661-7_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-73660-0
Online ISBN: 978-0-387-73661-7
eBook Packages: Computer ScienceComputer Science (R0)