Modeling the Traffic Effect for the Application Cores Mapping Problem onto NoCs

  • César A. M. Marcon
  • José C. S. Palma
  • Ney L. V. Calazans
  • Fernando G. Moraes
  • Altamiro A. Susin
  • Ricardo Reis
Part of the IFIP International Federation for Information Proc book series (IFIPAICT, volume 240)

This work addresses the problem of application mapping in networks-on-chip (NoCs), having as goal to minimize the total dynamic energy consumption of complex system-on-a-chips (SoCs). It explores the importance of characterizing network traffic to predict NoC energy consumption and of evaluating the error generated when the bit transitions influence on traffic is neglected. In applications that present a large amount of packet exchanges the error is propagated, significantly affecting the mapping results. The paper proposes a high-level application model that captures the traffic effect, enabling to estimate the dynamic energy consumption. In order to evaluate the quality of the proposed model, a set of real and synthetic applications were described using both, a previously proposed model that does not capture the bit transition effect, and the model proposed here. Each highlevel application model was implemented inside a framework that enables the description of different applications and NoC topologies. Comparing the resulting mappings, the model proposed displays an average improvement of 45% in energy saving.


Power Dissipation Communication Infrastructure Dynamic Energy Synthetic Application Design Automation Conference 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    R. Ho and K. Mai and M. A. Horowitz. The future of wires. Proceedings of the IEEE, vol. 89 no. 4, pp. 490-504, Apr. 2001.Google Scholar
  2. 2.
    A. Iyer and D. Marculescu. Power and performance evaluation of globally asynchronous locally synchronous processors. In: 29th Annual International Symposium on Computer Architecture (ISCA), pp. 158-168, May 2002.Google Scholar
  3. 3.
    W. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In: Design Automation Conference (DAC), pp. 684-689, Jun. 2001.Google Scholar
  4. 4.
    J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In: Asia Pacific Design Automation Conference (ASP-DAC), pp. 233-239, Jan. 2003.Google Scholar
  5. 5.
    S. Murali and G. De Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In: Design, Automation and Test in Europe (DATE), pp. 896-901, Feb. 2004.Google Scholar
  6. 6.
    C. Marcon, A. Borin, A. Susin, L. Carro and F. Wagner. Time and Energy Efficient Mapping of Embedded Applications onto NoCs. In: Asia Pacific Design Automation Conference (ASP-DAC), pp. 33-38, Jan. 2005.Google Scholar
  7. 7.
    T. Ye; L. Benini and G. De Micheli. Analysis of power consumption on switch fabrics in network routers. DAC, pp.524-529, Jun. 2002.Google Scholar
  8. 8.
    C. Marcon; N. Calazans, F. Moraes; A. Susin L. Reis and F. Hessel. Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique. In: Design, Automation and Test in Europe (DATE), pp. 502-507, Mar. 2005.Google Scholar
  9. 9.
    T. Ye; L. Benini and G. De Micheli. Packetization and routing analysis of on-chip multiprocessor networks. Journal of Systems Architecture (JSA), vol. 50, issues 2-3, pp. 81-104, Feb. 2004.CrossRefGoogle Scholar
  10. 10.
    N. Eisley; L. Peh. High-Level Power Analysis of On-Chip Networks. In: 7th International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), Sep. 2004.Google Scholar
  11. 11.
    F. Moraes, N. Calazans, A. Mello, L. Möller and L. Ost. HERMES: an infrastructure for low area overhead packet-switching networks on chip. VLSI the Integration Journal, vol. 38, issue 1, pp. 69-93, Oct. 2004.CrossRefGoogle Scholar
  12. 12.
    L. Ost, A. Mello; J. Palma, F. Moraes, N. Calazans. MAIA -A Framework for Networks on Chip Generation and Verification. In: Asia Pacific Design Automation Conference (ASP-DAC), pp. 49-52, Jan. 2005.Google Scholar
  13. 13.
    R. Dick, D. Rhodes and W. Wolf. TGFF: task graphs for free. In: 6th International Workshop on Hardware/Software Co-Design (CODES/CASHE), pp.97-101, Mar. 1998.Google Scholar
  14. 14.
    E. Van der Tol and E. Jaspers. Mapping of MPEG-4 Decoding on a Flexible Architecture Platform. In: Proceedings of the International Society for Optical Engineering (SPIE), Vol 4674, pp. 1-13, Jan, 2002.Google Scholar
  15. 15.
    M. Quinn. Parallel Computing-Theory and Practice, McGraw-Hill, New-York, 1994.Google Scholar
  16. 16.
    R. Burden and J. D. Faires. Study Guide for Numerical Analysis, McGraw-Hill, New York, 2001.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2007

Authors and Affiliations

  • César A. M. Marcon
    • 1
  • José C. S. Palma
    • 2
  • Ney L. V. Calazans
    • 1
  • Fernando G. Moraes
    • 1
  • Altamiro A. Susin
    • 2
  • Ricardo Reis
    • 2
  1. 1.PPGCC/FACIN/PUCRSAgronomiaBrazil
  2. 2.Federal University of Rio Grande do Sul, PPGC – GMEAgronomiaBrazil

Personalised recommendations