Abstract
The term Geometric Verification subsumes different checks executing at the finished layout or during the design of the layout. Most important is the DesignRuleCheck. It verifies the minimum spaces and widths in the layout prescribed by the manufacturer.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Reifschneider, N.: ‘CAE-gestützte IC-Entwurfsmethoden’.–Prentice Hall, 1998
2] ‘DRACULA 4.5.1-Refence’. Fa. Cadence
Baker, R. J.; Li, H. W.; Boyse, D. E.: ‘CMOS Circuit Design, Layout and Simulation’. IEEE-Press, 1998
Smith, M. J. S.: ‘Application-Specific Integrated Circuits’.–Addison-Wesley, 1997
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer Science+Business Media New York
About this chapter
Cite this chapter
Toepfer, H. (2003). Geometric Verification. In: Jansen, D. (eds) The Electronic Design Automation Handbook. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-73543-6_22
Download citation
DOI: https://doi.org/10.1007/978-0-387-73543-6_22
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5369-8
Online ISBN: 978-0-387-73543-6
eBook Packages: Springer Book Archive