Tutorial II: Sequential Design and Hierarchy
Chapter 4 is a short CAD tool tutorial that serves as both a hierarchical and sequential design example. A counter is clocked by a pushbutton and the output is displayed in the seven-segment LEDs. The design is downloaded to the FPGA board and some real world timing issues arising from switch contact bounce are resolved. It uses several functions from the FPGAcore library which greatly simplify use of the FPGA’s input and output capabilities.
The second tutorial contains a more complex design containing sequential logic and hierarchy with a counter and a Hex display. To save time, much of the design has already been entered. The existing design will require some modifications. Once again, any of the Altera educational FPGA boards can be used.
KeywordsSequential Design Logic Circuit Clock Input Board Type FPGA Board
Unable to display preview. Download preview PDF.