Advertisement

FPGA Development Board Hardware and I/O Features

Chapter 2 provides an overview of the various FPGA development boards. The features of each board are briefly described. Several tables listing pin connections of various I/O devices serve as an essential reference whenever a hardware design is implemented on the DE1, DE2, UP3, or UP 2 FPGA boards.

Each of the five different FPGA boards (DE1, DE1, UP3, UP2, and UP1) have a slightly different feature set of logic, I/O interfaces, memory and other assorted hardware. As long as the FPGA board has enough logic and it has the required I/O features, a project can be implemented on any of the boards.

FPGAs are available in a wide range of sizes with different feature sets. In general, FPGAs with more logic, more I/O pins, higher speed, or more memory are more expensive. When designing new products, choosing the FPGA with the proper feature set at the lowest cost is an important design consideration.

Keywords

FPGA Device FPGA Chip FPGA Board Sync Signal Embed Memory Block 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. This is only a very crude estimate of the number of equivalent two input NANDs in the FPGA’s hardware design. This should be viewed only as a very rough estimate since any real design cannot use every feature of every logic element. The estimates given here also include additional gates in the total count to account for the FPGA’s embedded memory blocks and hardware multipliers. Such crude gate count estimates can also vary by a factor of two or more between different FPGA venders for a similar device and they are rarely used now in industry.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2008

Personalised recommendations