Skip to main content

Introducing System-on-a-Programmable-Chip

  • Chapter
Rapid Prototyping of Digital Systems
  • 4142 Accesses

A new technology has emerged that enables designers to utilize a large FPGA that contains both memory and logic elements along with an intellectual property (IP) processor core to implement a computer and custom hardware for system-on-a-chip (SOC) applications. This new approach has been termed system-on-a-programmable-chip (SOPC).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 59.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 79.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Portions reprinted, with permission, from T. S. Hall and J. O. Hamblen, “System-on-a-Programmable-Chip Development Platforms in the Classroom,” IEEE Transactions on Education, vol. 47, no. 4, pp. 502-507, Nov. 2004. © 2004 IEEE.

    Google Scholar 

  • D. Seguine, “Just add sensor - integrating analog and digital signal conditioning in a programmable system on chip,” Proceedings of IEEE Sensors, vol. 1, pp. 665–668, 2002. M. Mar, B. Sullam, and E. Blom, “An architecture for a configurable mixed-signal device,” IEEE J. Solid-State Circuits, vol. 38, pp. 565–568, Mar. 2003.

    Google Scholar 

  • H. Chang et al., Surviving the SOC Revolution a Guide to Platform-Based Design. Norwell, MA: Kluwer, 1999.

    Google Scholar 

  • This speed is not achievable on all devices for either processor core. Some FPGAs may limit the maximum frequency to as low as 50 MHz.

    Google Scholar 

  • In very large quantities.

    Google Scholar 

  • Henrik B. Christophersen; R. W. Pickell; James C. Neidhoefer; Adrian A. Koller; Suresh K. Kannan; Eric N. Johnson, “A Compact Guidance, Navigation, and Control System for Unmanned Aerial Vehicles”, Journal of Aerospace Computing, Information, and Communication, pp.,1542-9423, vol.3 no.5.

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

(2008). Introducing System-on-a-Programmable-Chip. In: Rapid Prototyping of Digital Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-72671-7_15

Download citation

  • DOI: https://doi.org/10.1007/978-0-387-72671-7_15

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-387-72670-0

  • Online ISBN: 978-0-387-72671-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics