Embedded Software Development in a System-Level Design Flow

  • Gunar Schirner
  • Gautam Sachdeva
  • Andreas Gerstlauer
  • Rainer Dömer
Part of the IFIP – The International Federation for Information Processing book series (IFIPAICT, volume 231)


Medium Access Control Electronic Control Unit Design Space Exploration System Level Design Processor Model 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. [1]
    S. Abdi, J. Peng, H. Yu, D. Shin, A. Gerstlauer, R. Dömer, and D. Gajski. System-on-Chip Environment (SCE Version 2.2.0 Beta): Tutorial. Technical Report CECS-TR-03-41, CECS, University of California, Irvine, July 2003.Google Scholar
  2. [2]
    Advanced RISC Machines Ltd. (ARM). ARM7TDMI (Rev 3) Product Overview. www.arm.com/pdfs/DVI0027B7R3.pdf.  1 Note that each bit on the CAN bus is oversampled (e.g. 12 times, [16]) for synchronization with the sending node. Thus, a higher frequency is needed for each local clock. 298 Gunar Schirner, Gautam Sachdeva, Andreas Gerstlauer, Rainer Dömer
  3. [3]
    Advanced RISC Machines Ltd. (ARM). SoC Developer with MaxSim Technology. www.arm.com/products/DevTools/MaxSim.html.
  4. [4]
    Advanced RISC Machines Ltd. (ARM). ARM7TDMI (Rev 4) Technical Reference Manual, 2001. www.arm.com/pdfs/DDI0210B7TDMIR4.pdf .
  5. [5]
    L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli, and M. Olivier. MPARM: Exploring the Multi-Processor SoC Design Space with SystemC. VLSI Signal Processing, 41:169-182, 2005.CrossRefGoogle Scholar
  6. [6]
    L. Cai, A. Gerstlauer, and D. D. Gajski. Retargetable Profiling for Rapid, Early System-Level Design Space Exploration. In DAC, San Diego, CA, June 2004.Google Scholar
  7. [7]
    CoWare. Virtual Platform Designer. www.coware.com.
  8. [8]
    M. Dales. SWARM 0.44 Documentation. Department of Computer Science, University of Glasgow, Nov. 2000. www.cl.cam.ac.uk/∼mwd24/phd/swarm.html.
  9. [9]
    D. D. Gajski, F. Vahid, S. Narayan, and J. Gong. Specification and Design of Embedded Systems. Prentice Hall, 1994.Google Scholar
  10. [10]
    D. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Design Methodology. Kluwer Academic Publishers, 2000.Google Scholar
  11. [11]
    P. Gerin, H. Shen, A. Chureau, A. Bouchhima, and A. A. Jerraya. Flexible and Executable Hardware/Software Interface Modeling for Multiprocessor SoC Design Using SystemC. In ASPDAC, Yokohama, Japan, Jan. 2007.Google Scholar
  12. [12]
    A. Gerstlauer, G. Schirner, D. Shin, J. Peng, R. Dömer, and D. D. Gajski. System-On-Chip Component Models. Technical Report CECS-TR-06-10, Center for Embedded Computer Systems, University of California, Irvine, May 2006.Google Scholar
  13. [13]
    A. Gerstlauer, H. Yu, and D. D. Gajski. RTOS Modeling for System Level Design. In DATE, Munich, Germany, March 2003.Google Scholar
  14. [14]
    GNU. gcc (gcc-arm-coff version 2.95.3). ftp://ftp.gnu.org/gnu/gcc.
  15. [15]
    T. Grötker, S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic Publishers, 2002.Google Scholar
  16. [16]
    F. Hartwich and A. Bassemir. The Configuration of the CAN Bit Timing. www.can.bosch.com, 1999.
  17. [17]
    F. Herrera, H. Posadas, P. Snchez, and E. Villar. Systematic Embedded Software Generation from SystemC. In DATE, 2003.Google Scholar
  18. [18]
    Intel Corporation. Intel StrongARM SA-1110 Microporcessor Developer’s Manual. developer.intel.com/design/strong/manuals/278240.htm, October 2001.Google Scholar
  19. [19]
    J. J. Labrosse. MicroC/OS-II: The Real-Time Kernel. CMP Books, 2002.Google Scholar
  20. [20]
    Micriµm. µC/OS-II and The ARM Processor, Application Note AN-1011, 2004.Google Scholar
  21. [21]
    NEC Electronics (Europe) GmbH. System-on-Chip Lite +. User’s Manual. www.eu.necel.com/pdf/A17158EE2V0UM00.PDF, April 2005.
  22. [22]
    J. Peng, S. Abdi, and D. D. Gajski. Automatic Model Refinement for Fast Architecture Exploration. In ASPDAC, Bangalore, India, January 2002.Google Scholar
  23. [23]
    G. Schirner and R. Dömer. Quantitative Analysis of Transaction Level Models for the AMBA Bus. In DATE, Munich, Germany, March 2006.Google Scholar
  24. [24]
    G. Schirner, A. Gerstlauer, and R. Doemer. Abstract, Multifaceted Modeling of Embedded Processors for System Level Design. In ASPDAC, Yokohama, Japan, Jan. 2007.Google Scholar
  25. [25]
    D. Shin, A. Gerstlauer, J. Peng, R. Dömer, and D. D. Gajski. Automatic Generation of Transaction-Level Models for Rapid Design Space Exploration. In CODES+ISSS, Seoul, Korea, Oct. 2006.Google Scholar
  26. [26]
    H. Yu, R. Dömer, and D. D. Gajski. Embedded Software Generation from System Level Design Languages. In ASPDAC, Yokohama, Japan, January 2004.Google Scholar

Copyright information

© International Federation for Information Processin 2007

Authors and Affiliations

  • Gunar Schirner
    • 1
  • Gautam Sachdeva
    • 2
  • Andreas Gerstlauer
    • 3
  • Rainer Dömer
    • 4
  1. 1.Center for Embedded Computer SystemsUniversity of CaliforniaIrvineUSA
  2. 2.Center for Embedded Computer SystemsUniversity of CaliforniaIrvineUSA
  3. 3.Center for Embedded Computer SystemsUniversity of CaliforniaIrvineUSA
  4. 4.Center for Embedded Computer SystemsUniversity of CaliforniaIrvineUSA

Personalised recommendations