Reducing the Code Size of Retimed Software Loops under Timing and Resource Constraints

  • Noureddine Chabini
  • Wayne Wolf
Conference paper
Part of the IFIP – The International Federation for Information Processing book series (IFIPAICT, volume 231)


Resource Constraint Integer Linear Program Clock Period Code Size Target Problem 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Zhuge Q., Xiao B., and Sha, E.H.M.: Code size reduction technique and implementation for software-pipelined DSP applications. ACM Trans. on Embedded Comput. Syst., Vol.2, No.4, pp. 590-613 (2003).CrossRefGoogle Scholar
  2. 2.
    Benini L., Macii A., Macii E., and Poncino M.: Minimizing memory access energy in embedded systems by selective instruction compression. IEEE Transactions on Very Large Scale Integration Systems, Vol.10, No. 5, pp 521-531 (2002).CrossRefGoogle Scholar
  3. 3.
    . Granston E., Scales R., Stotzer E., Ward A., and Zbiciak J.: Controlling code size of softwarepipelined loops on the TMS320C6000 VLIW DSP architecture. Proceedings 3rd IEEE/ACM Workshop on Media and Streaming Processors, pp. 29-38 (2001).Google Scholar
  4. 4.
    Sung W., and Ha S.: Memory efficient software synthesis with mixed coding style from dataflow graphs. IEEE Trans. on Very Large Scale Integration Systems, Vol. 8, No. 5, pp 522-526 (2000).CrossRefGoogle Scholar
  5. 5.
    . Lekatsas H, Henkel J., and Wolf W.: Code compression for low power embedded systems design. Proc. of Design Automation Conference, pp. 294-299 (2000).Google Scholar
  6. 6.
    . Nemhauser G.L., and Wolsey L.A.: Integer and Combinatorial Optimization, John Wiley and Sons Inc., ISBN 0-471-35943-2 (1999).Google Scholar
  7. 7.
    . Fraboulet A., Mignotte A., and Huard G.: Loop alignment for memory accesses optimization. Proc. of 12th International Symposium on System Synthesis, pp.71-77 (1999).Google Scholar
  8. 8.
    Chao L.F., LaPaugh A.S., and Sha E.H.M.: Rotation scheduling, A loop pipelining algorithm. IEEE Trans. on Computer-Aided Design of Integrated Circ. & Syst., Vol.16, No.3, pp. 229-239 (1997).CrossRefGoogle Scholar
  9. 9.
    . Leiserson C.E., and Saxe J.B.: Retiming Synchronous Circuitry. Algorithmica, pp. 5-35 (1991).Google Scholar
  10. 10.

Copyright information

© International Federation for Information Processin 2007

Authors and Affiliations

  • Noureddine Chabini
    • 1
  • Wayne Wolf
    • 2
  1. 1.Department of Electrical and Computer EngineeringRoyal Military College of CanadaCanada
  2. 2.Department of Electrical EngineeringPrinceton UniversityPrincetonUSA

Personalised recommendations