Frequency and Voltage Scaling Design
Scaling the supply voltage of CMOS is possible over a technology-specific range; gate delays, setup and hold times and even memory access times scale monotonically with reduced operating voltage over a limited range. Linear voltage reduction results in a square-law reduction in both dynamic power consumption and in leakage power.
KeywordsSupply Voltage Clock Frequency Leakage Power Dynamic Voltage Performance Monitor
Unable to display preview. Download preview PDF.