For those designs that require fast resumption of operation after wakeup, it is necessary to save the current state of a design before going into sleep mode and to restore the state at wakeup. In this chapter, we describe on-chip retention methods, including retention registers and retention techniques for memory.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2007 Synopsys, Inc. & ARM Limited
About this chapter
Cite this chapter
(2007). Retention Register Design. In: Low Power Methodology Manual. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-71819-4_13
Download citation
DOI: https://doi.org/10.1007/978-0-387-71819-4_13
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-71818-7
Online ISBN: 978-0-387-71819-4
eBook Packages: EngineeringEngineering (R0)