One of the first steps in implementing a low power design is to select a library of standard cells and a set of memory compilers that support the low power strategy used in the design.
KeywordsTemperature Inversion Level Shifter Gate Delay Physical Library Output Isolation
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Unable to display preview. Download preview PDF.
© Synopsys, Inc. & ARM Limited 2007