Skip to main content
SpringerLink
Log in

Secure and Efficient Implementation of Symmetric Encryption Schemes using FPGAs

  • Chapter
Cryptographic Engineering

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 219.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 279.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 279.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    As an illustration, a PicoBlaze core takes less than 200 logic cells in a Spartan-II device and can run at 76 MHz. A MicroBlaze core takes less than 1000 logic cells in a Virtex-II device and can run at 125 MHz.

  2. 2.
    $$C(\textbf{M},\textbf{P}) = \frac{\mu(\textbf{M}.\textbf{P}) - \mu(\textbf{M}).\mu(\textbf{P})} {\sqrt{\sigma^{2}(\textbf{M}).\sigma^{2}(\textbf{P})}},</Para><Para>$$
    ((11.2))

    where \(\mu(\textbf{M})\) denotes the mean of the set of measurements and \(\sigma^{2}(\textbf{M})\) its variance.

References

  1. D. Agrawal, B. Archambeault, J. Rao, and P. Rohatgi. The EM Side-Channel(s), in the proceedings of CHES 2002, LNCS, vol. 2523, pp. 29–45, Redwood City, California, USA, August 2002.

    Google Scholar 

  2. R. Anderson and M. Kuhn. Tamper Resistance – a Cautionary Note, in the proceedings of the USENIX 1996, pp. 1–11, Oakland, USA, November 1996.

    Google Scholar 

  3. P. Barreto and V. Rijmen. The KHAZAD Legacy-Level Block Cipher, available from: http://www.cosic.esat.kuleuven.ac.be/nessie/

  4. J. L. Beuchat. Modular multiplication for FPGA implementation of the IDEA block cipher, Research Report, num 2002-32, ENS Lyon, September 2002.

    Google Scholar 

  5. D. Boneh, R. DeMillo, and R. Lipton. On the Importance of Checking Cryptographic Protocols for Faults, in the proceedings of Eurocrypt 1997, LNCS, vol. 1233, pp. 37–51, Konstanz, Germany, May 1997.

    Google Scholar 

  6. L. Bossuet, G. Gogniat, and W. Burleston. Dynamically Configurable Security for SRAM FPGA Bitsreams, in the proceedings of IPDPS 2004, pp. 146–158, Los Alamitos, CA, USA, April 2004.

    Google Scholar 

  7. P. Bulens, K. Kallach, F.-X. Standaert, and J.-J. Quisquater. FPGA Implementation of eSTREAM Phase-2 Focus Candidates with Hardware Profile, in the proceedings of SASC 2007, Bochum, Germany, February 2007.

    Google Scholar 

  8. V. Maingot, J. B. Ferron, G. Canivet, and R. Leveugle. Fault attacks on SRAM-based FPGAs, USEIT Security Workshop, Toulouse, France, July 2007.

    Google Scholar 

  9. S. Chari, J. Rao, and P. Rohatgi. Template Attacks, in the proceedings of CHES 2002, LNCS, vol. 2523, pp. 13–28, Redwood City, CA, USA, August 2002.

    Google Scholar 

  10. K. Compton and S. Hauck. Reconfigurable computing: A survey of systems and software. ACM Computing Surveys, v. 34(2): 171–210, June 2002.

    Article  Google Scholar 

  11. S. Drimer. FPGA design security bibliography webpage, http://www.cl.cam.ac.uk/ \(\sim\)sd410/fpgasec/

  12. S. Drimer. FPGA Bitstream Authentication: Why and How, in the proceedings of ARC 2007, LNCS, vol. 4419, pp. 73–84, Rio de Janeiro, Brazil, March 2007.

    Google Scholar 

  13. I. Gonzales and F. J. Gomez-Arribas. Ciphering algorithms in microBlaze-based embedded systems. IEE Proceedings, Computers and Digital Technologies, 153(2): 87–92, March 2006.

    Article  Google Scholar 

  14. T. Good and M. Benaissa. AES on FPGA: From the Fastest to the Smallest, in the proceedings of CHES 2005, LNCS, vol. 3659, pp. 427–440, Edinburgh, UK, September 2005.

    Google Scholar 

  15. K. Jarvinen, M. Tommiska, and J. Skytta. Comparative survey of high-performance cryptographic algorithm implementations on FPGAs. IEE Proceedings, 152(1): 3–12, October 2005.

    Google Scholar 

  16. T. Kean. Cryptographic Rights Management of FPGA IP Cores, in the proceedings of FPGA 2002, pp. 113–118, Monterey, CA, USA, February 2002.

    Google Scholar 

  17. P. Kocher, J. Jaffe, and B. Jun. Differential Power Analysis, in the proceedings of Crypto 1999, LNCS, vol. 1666, pp. 398–412, Santa-Barbara, USA, August 1999.

    Google Scholar 

  18. P. Lysaght, B. Blodget, J. Young, and B. Bridgford. Enhanced Architectures, Design Methodologies And CAD Tools For Dynamic Reconfiguration of Xilinx FPGAs, in the proceedings of FPL 2006, Madrid, Spain, September 2006.

    Google Scholar 

  19. T. G. Malkin, F.-X. Standaert, and M. Yung. A Comparative Cost/Security Analysis of Fault Attack Countermeasures, in the proceedings of FDTC 2005, LNCS, vol. 4236, pp. 159–172, Edinburgh, Scotland, September 2005.

    Google Scholar 

  20. E. Peeters, F.-X. Standaert, N. Donckers, and J.-J. Quisquater. Improved Higher-Order Side-Channel Attacks With FPGA Experiments, in the proceedings of CHES 2005, LNCS, vol. 3659, pp. 309–323, Edinburgh, Scotland, September 2005.

    Google Scholar 

  21. Jan M. Rabaey. Digital Integrated Circuits, Prentice Hall International, 1996.

    Google Scholar 

  22. F. Rodriguez, N. A. Saqib, A. D. Perez, and Ç. K. Koç. Cryptographic Algorithms on Reconfigurable Hardware, Springer, 2006.

    Google Scholar 

  23. G. Rouvroy, F.-X. Standaert, J.-J. Quisquater, and J.-D. Legat. Design Strategies and Modified Descriptions to Optimize Cipher FPGA Implementations: Fast and Compact Results for DES and Triple-DES, in the proceedings of FPL 2003, LNCS, vol. 2778, pp. 181–193, Lisbon, Portugal, September 2003.

    Google Scholar 

  24. G. Rouvroy, F.-X. Standaert, J.-J. Quisquater, and J.-D. Legat. Compact and Efficient Encryption/Decryption Module for FPGA Implementation of the AES Rijndael Very Well Suited for Small Embedded Applications, in the proceedings of ITCC 2004, Las Vegas, USA, April 2004.

    Google Scholar 

  25. G. Rouvroy, F.-X. Standaert, F. Lefebvre, and J.-J. Quisquater. Reconfigurable Hardware Solutions for the Digital Rights Management of Digital Cinema, in the proceedings of DRM 2004, pp. 40–53, Washington DC, USA, October 2004.

    Google Scholar 

  26. L. Shang, A. Kaviani, and K. Bathala. Dynamic Power Consumption in Virtex-2 FPGA Family, in the proceedings of FPGA 2002, pp. 157–164, Monterey, California, USA, February 2002.

    Google Scholar 

  27. E. Simpson and P. Schaumont. Offline Hardware/Software Authentication for Reconfigurable Platforms, in the proceedings of CHES 2006, LNCS, vol. 4249, pp. 311–323, Yokohama, Japan, October 2006.

    Google Scholar 

  28. F.-X. Standaert, G. Rouvroy, J.-D. Legat, and J.-J. Quisquater. Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs, in the proceedings of CHES 2003, LNCS, vol. 2779, pp. 334–350, Cologne, Germany, September 2003.

    Google Scholar 

  29. F.-X. Standaert, S. B. Ors, and B. Preneel. Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure?, in the proceedings of CHES 2004, LNCS, vol. 3156, pp. 30–44, Cambridge, MA, USA, August 2004.

    Google Scholar 

  30. F.-X. Standaert, E. Peeters, G. Rouvroy, and J.-J. Quisquater. An Overview of Power Analysis Attacks Against Field Programmable Gate Arrays, in the Proceedings of the IEEE, 94(2):383–394, February 2006.

    Article  Google Scholar 

  31. F.-X. Standaert, E. Peeters, F. Macé, and J.-J. Quisquater. Updates on the Security of FPGAs Against Power Analysis Attacks, in the proceedings of ARC 2006, LNCS, vol. 3985, pp. 335–346, Delft, The Netherlands, March 2006.

    Google Scholar 

  32. F.-X. Standaert, G. Rouvroy, and J.-J. Quisquater. FPGA Implementations of the DES and Triple-DES Masked Against Power Analysis Attacks, in the proceedings of FPL 2006, Madrid, Spain, August 2006.

    Google Scholar 

  33. F.-X. Standaert, T. G. Malkin, and M. Yung. A formal practice-oriented model for the analysis of side-channel attacks, Cryptology ePrint Archive, Report 2006/139, 2006, available from http://eprint.iacr.org/2006/139

  34. K. Tiri and I. Verbauwheder. Synthesis of Secure FPGA Implementations, in the proceedings of the International Workshop on Logic and Synthesis (IWLS 2004), pp. 224–231, June 2004.

    Google Scholar 

  35. P. Tuyls, G. J. Schrijen, B. Skoric, J. van Geloven, N. Verhaegh, and R. Wolters. Read-Proof Hardware from Protective Coatings, in the proceedings of CHES 2006, LNCS, vol. 4249, pp. 369–383, Yokohama, Japan, October 2006.

    Google Scholar 

  36. T. Wollinger, J. Guarjardo, and C. Paar. Security on FPGAs: State of the art implementations and attacks. ACM Transactions in Embedded Computing Systems, 3(3):534–574, August 2004.

    Article  Google Scholar 

  37. Xilinx. Virtex, Virtex-E, Virtex-II, Virte-II Pro, Virtex-4, Virtex-5 Field programmable gate arrays data sheets, http://www.xilinx.com

  38. Xilinx. Xilinx FPGA identification friend of foe copy protection with 1-Wire SHA-1 secure memories, Application Note 3826, http://www.xilinx.com

Download references

Author information

Authors and Affiliations

  1. UCL Crypto Group, USA

    François-Xavier Standaert

Authors
  1. François-Xavier Standaert
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to François-Xavier Standaert .

Editor information

Editors and Affiliations

  1. City University of Istanbul, Tophane, Istanbul, Turkey

    Çetin Kaya Koç

  2. University of California Santa Barbara, Santa Barbara, CA, USA

    Çetin Kaya Koç

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Standaert, FX. (2009). Secure and Efficient Implementation of Symmetric Encryption Schemes using FPGAs. In: Koç, Ç.K. (eds) Cryptographic Engineering. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-71817-0_11

Download citation

  • DOI: https://doi.org/10.1007/978-0-387-71817-0_11

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-387-71816-3

  • Online ISBN: 978-0-387-71817-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation