Planning and Execution

  • Alan Wiemann


Initial Code Verification Software Code Coverage Faulty Behavior Clock Domain 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. Bergeron J (2003) Writing Testbenches: Functional Verification of HDL Models, Second Edition. Kluwer Academic Publishers.Google Scholar
  2. Bergeron J, Cerny E, Hunter A, Nightingale A (2005) Verification Methodology Manual for SystemVerilog. Springer.Google Scholar
  3. Foster HD, Krolnik A, and Lacey D (2004) Assertion-Based Design, 2nd Edition.Google Scholar
  4. Francard R, Posner M (2006) Verification Methods Applied to the ST Microelectronics GreenSIDE Project. Design And Reuse.Google Scholar
  5. Haque FI, Khan KA, Michelson J (2001) The Art of Verification with Vera. Verification Central.Google Scholar
  6. Palnitkar S (2004) Design Verification with e. Prentice Hall Professional Technical Reference.Google Scholar
  7. Synopsys (2003) Constrained-Random Test Generation and Functional Coverage with Vera.Google Scholar
  8. Talesara H, Mullinger N (2006) Accelerating Functional Closure: Synopsys Verification Solutions. Synopsys, Inc.Google Scholar
  9. Wile B, Goss JC, Roesner W (2005) Comprehensive Functional Verification. Elsevier/Morgan Kaufman.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2008

Authors and Affiliations

  • Alan Wiemann
    • 1
  1. 1.San CarlosUSA

Personalised recommendations