Tool Compatibility Gotchas

  • Stuart Sutherland
  • Don Mills


Time in Verilog is a 64-bit unsigned integer. Delays are specified by using a hash mark (#) followed by a number. A delay does not have any indication of what unit of time is being represented.


Random Number Generator Procedural Block Verification Code Tool Vendor Delay Time Unit 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    SystemVerilog 3.1a Language Reference Manual: Accellera’s Extensions to Verilog, Copyright 2004 by Accellera Organization, Inc., Napa, CA, Scholar

Copyright information

© Springer Science+Business Media, LLC 2007

Authors and Affiliations

  • Stuart Sutherland
    • 1
  • Don Mills
    • 2
  1. 1.Sutherland HDL, Inc.TualatinUSA
  2. 2.LCDM EngineeringChandlerUSA

Personalised recommendations