Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Rabaey, J. (2009). Optimizing Power @ Design Time – Memory. In: Low Power Design Essentials. Integrated Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-71713-5_7
Download citation
DOI: https://doi.org/10.1007/978-0-387-71713-5_7
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-71712-8
Online ISBN: 978-0-387-71713-5
eBook Packages: EngineeringEngineering (R0)