Advertisement

Winning the Power Struggle in an Uncertain Era

  • Murari Mani
  • Michael Orshansky

The growth of process variability in scaled CMOS requires that it is explicitly addressed in the design of high performance and low power ASICs. This growth can be attributed to multiple factors, including the difficulty of manufacturing control, the emergence of new systematic variation-generating mechanisms, and the increase in fundamental atomic-scale randomness – for example, the random placement of dopant atoms in the transistor channel. Scaling also leads to the growth of standby, or leakage power [7]. Importantly, leakage depends exponentially on threshold voltage and gate length of the device. The result is a large spread in leakage power in the presence of process variations.

Keywords

Threshold Voltage Parametric Yield Power Saving Very Large Scale Integration Power Struggle 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bai, X., et al., “Uncertainty aware circuit optimization, ” in Proc. of Design Automation Conference, 2002, pp. 58-63.Google Scholar
  2. Boning, D., and Nassif, S., “Models of Process Variations in Device and Interconnect, ” Design of High-Performance Microprocessor Circuits, A. Chandrakasan (ed. ), 2000.Google Scholar
  3. Borkar, S., et al., “Parameter variation and impact on Circuits and Microarchitecture, ” in Proc. of Design Automation Conference, 2003, pp. 338-342.Google Scholar
  4. [4]
    Bowman, K., and Meindl, J., “Impact of within-die parameter fluctuations on the future maximum clock frequency distribution, ” in Proc. of IEEE Custom Integrated Circuits Conference, 2001, pp. 229-232.Google Scholar
  5. [5]
    Boyd, S., and Vandenberghe, L., Convex Optimization, New York, NY, Cambridge University Press, 2004.MATHGoogle Scholar
  6. [6]
    Brglez, F., and Fujiwara, H., “A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran, ” in Proc. International Symposium on Circuits and Systems, 1985, pp. 695-698.Google Scholar
  7. [7]
    Brodersen, R., et al., “Methods for True Power Minimization, ” in Proc. of International Conference on Computer Aided Design, 2002, pp. 35-40.Google Scholar
  8. [8]
    Burnett, D., et al., “Implications of Fundamental Threshold Voltage Variations for High -Density SRAM and Logic circuits, ” in Proc. Of Symposium on VLSI Technology, 1994, pp. 15-16.Google Scholar
  9. [9]
    Cao, Y., et al., “New paradigm of predictive MOSFET and interconnect modeling for early circuit design, ” in Proc. of IEEE Custom Integrated Circuits Conference, 2000, pp. 201-204.Google Scholar
  10. [10]
    Chang, E., et al., “Using a Statistical Metrology Framework to Identify Systematic and Random Sources of Die-and Wafer-level ILD Thickness Variation in CMP Processes, ” in Proc. of International Electron Devices Meeting, 1995, pp. 499-502.Google Scholar
  11. [11]
    Chen, C., Chu, C., and Wong, D., “Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation, ” in Proc. of International Conference on Computer Aided Design, 1998, pp. 617-624.Google Scholar
  12. [12]
    Fishburn, J., and Dunlop, A., “TILOS: A Posynomial Programming Approach to Transistor Sizing, ” in Proc. of International Conference on Computer Aided Design, 1985, pp. 326-328.Google Scholar
  13. Fitzgerald, D., “Analysis of polysilicon critical dimension variation for submicron CMOS processes, ” M. S. thesis, Dept. Elect. Eng. Comp. Sci., Mass. Inst. Technol., Cambridge, June 1994.Google Scholar
  14. Hakim, N., “Tutorial on Statistical Analysis and Optimization, ” Design Automation Conference, 2005.Google Scholar
  15. [15]
    Jacobs, E., and Berkelaar, M., “Gate sizing using a statistical delay model, ” in Proc. of Design Automation Conference, 2000, pp. 283-290.Google Scholar
  16. [16]
    Keshavarzi, A., et al., “Measurements and modeling of intrinsic fluctuations in MOSFET threshold voltage, ” in Proc. of International Symposium on Low Power Electronics and Design, 2005, pp. 26-29.Google Scholar
  17. [17]
    Lenevson, M., Viswanathan, N., and Simpson, R., “Improving resolution in photolitho-graphy with a phase-shifting mask, ” IEEE Transactions On Electron Devices, vol. 29 (11), pp. 1828-1836, 1982.Google Scholar
  18. [18]
    Lee, D., Blaauw, D., and Sylvester, D., “Gate Oxide Leakage Current Analysis and Reduction for VLSI Circuits, ” IEEE Transactions on Very large Scale Integration (VLSI) Systems, vol. 12(2), pp. 155-166, February 2004.CrossRefGoogle Scholar
  19. [19]
    Mani, M., and Orshansky, M., “A new statistical optimization algorithm for gate sizing, ” Proc. of International Conference on Computer Design, 2004, pp. 272 -277.Google Scholar
  20. [20]
    Mani, M., Devgan, A., and Orshansky, M., “An Efficient Algorithm for Statistical Minimization of Total Power under Timing Yield Constraints, ” in Proc. of Design Automation Conference, 2005, pp. 309-314.Google Scholar
  21. [21]
    Markovic, D., et al., “Methods for true energy-performance optimization, ” IEEE Journal of Solid-State Circuits, vol. 39, no. 8, pp. 1282-1293, Aug. 2004.CrossRefGoogle Scholar
  22. [22]
    Mehrotra, V., et al., “Modeling the effects of manufacturing variation on high-speed microprocessor interconnect performance, ” in International Electron Devices Meeting Technical Digest, 1998, pp. 767-770.Google Scholar
  23. MOSEK ApS, The MOSEK optimization tools version 3. 2 (Revision 8), User’s manual and reference. http://www. mosek. com/documentation. html#manuals
  24. [24]
    Nassif, S., “Delay Variability: Sources, Impact and Trends, ” in Proc. of International Solid-State Circuits Conference, 2000, pp. 368-369.Google Scholar
  25. [25]
    Nassif, S., “Statistical worst-case analysis for integrated circuits, ” Statistical Approaches to VLSI, Elsevier Science, 1994.Google Scholar
  26. [26]
    Nassif, S., “Within-chip variability analysis, ” in International Electron Devices Meeting Technical Digest, 1998, pp. 283-286.Google Scholar
  27. Nguyen, D., et al., “Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization, ” in Proc. of International Symposium on Low Power Electronics and Design, 2003, pp. 158-163.Google Scholar
  28. Orshansky, M., Chen, J., and Hu, C., “A Statistical Performance Simulation Methodo-logy for VLSI Circuits, ” in Proc. of Design Automation Conference, 1998, pp. 402-407.Google Scholar
  29. Patil, D., et al., “A New Method for Design of Robust Digital Circuits, ” in Proc. Of International Symposium on Quality of Electronic Design, 2005, pp. 676-681.Google Scholar
  30. [30]
    Pelgrom, M., Duinmaijer, A., and Welbers, A., “Matching properties of MOS transistors, ” IEEE Journal of Solid-State Circuits, Vol. 24, pp. 1433-1439, Oct. 1989.CrossRefGoogle Scholar
  31. [31]
    Prekopa, A., Stochastic Programming, Kluwer Academic, 1995.Google Scholar
  32. Rao, R., et al., “Parametric Yield Estimation Considering Leakage Variability, ” in Proc. of Design Automation Conference, 2004, pp. 442-447.Google Scholar
  33. Seung, P., Paul, B., and Roy, K., “Novel sizing algorithm for yield improvement under process variation in nanometer technology, ”in Proc. of Design Automation Conference, 2004, 2004, pp. 454-459.Google Scholar
  34. [34]
    Semiconductor Industry Association, International Technology Roadmap for Semi-conductors, 2001.Google Scholar
  35. Singh, J., et al., “Robust gate sizing by geometric programming, ” in Proc. of Design Automation Conference, 2005, pp. 315-320.Google Scholar
  36. Sirichotiyakul, S., et al., “Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing, ” in Proc. of Design Automation Conference, 1999, pp. 436-441.Google Scholar
  37. Srivastava, A., Sylvester, D., and Blaauw, D., “Statistical optimization of leakage power considering process variations using dual-Vth and sizing, ” in Proc. of Design Automation Conference, 2004, pp. 773-778.Google Scholar
  38. [38]
    Stine, B., Boning, D., and Chung, J., “Analysis and decomposition of spatial variation in integrated circuit processes and devices, ” IEEE Transactions On Semiconductor Manu-facturing, vol. 1, pp. 24-41, Feb. 1997.CrossRefGoogle Scholar
  39. Stine, B., et al., “A Closed-Form Analytic Model for ILD Thickness Variation in CMP Processes, ” in Proc. of CMP-MIC, pp. 266-273, 1997.Google Scholar
  40. [40]
    Sundararajan, V., Sapatnekar, S., and Parhi, K., “Fast and Exact Transistor sizing Based on Iterative Relaxation, ” IEEE Transactions on Computer Aided Design, vol. 21, no. 5, pp. 568-581, May 2002.CrossRefGoogle Scholar
  41. [41]
    Taur, Y., and Ning, T., Fundamentals of Modern VLSI Devices, Cambridge Univ. Press, 1998.Google Scholar
  42. [42]
    Takeuchi, K., Tatsumi, T., and Furukawa, A., “Channel Engineering for the Reduction of Random-Dopant-Placement-Induced Threshold Voltage Fluctuations, ” in International Electron Devices Meeting Technical Digest, 1997, pp. 841-844.Google Scholar
  43. Wang, Q., and Vrudhula, S., “Static power optimization of deep submicron CMOS circuit for dual Vth technology, ” Proc. of International Conference on Computer Aided Design, 1998, pp. 490-496.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2007

Authors and Affiliations

  • Murari Mani
    • 1
  • Michael Orshansky
    • 1
  1. 1.Department of Electrical and Computer EngineeringUniversity of TexasAustinUSA

Personalised recommendations