Advertisement

Voltage Down-Converters

  • Kiyoo Itoh
  • Masashi Horiguchi
  • Hitoshi Tanaka
Part of the Series On Integrated Circuits And Systems book series (ICIR)

Keywords

Phase Margin Differential Amplifier Series Regulator Current Driving Capability 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    T. Mano, J. Yamada, J. Inoue and S. Nakajima, “Submicron VLSI memory circuits,” in ISSCC Dig. Tech. Papers, Feb. 1983, pp. 234–235.Google Scholar
  2. [2]
    K. Itoh, R. Hori, J. Etoh, S. Asai, N. Hashimoto, K. Yagi and H. Sunami, “An experimental 1Mb DRAM with on-chip voltage limiter,” in ISSCC Dig. Tech. Papers, Feb. 1984, pp. 282–283.Google Scholar
  3. [3]
    M. Takada, T. Takeshima, M. Sakamoto, T. Shimizu, H. Abiko, T. Katoh, M. Kikuchi, S. Takahashi, Y. Sato and Y. Inoue, “A 4Mb DRAM with half internal-voltage bitline precharge,” in ISSCC Dig. Tech. Papers, Feb. 1986, pp. 270–271.Google Scholar
  4. [4]
    T. Furuyama, T. Ohsawa, Y. Watanabe, H. Ishiuchi, T. Watanabe, T. Tanaka, K.Natori and O. Ozawa, “An experimental 4-Mbit CMOS DRAM,” IEEE J. Solid-State Circuits, vol. SC-21, pp.605–611, Oct. 1986.Google Scholar
  5. [5]
    M. Horiguchi, M. Aoki, H. Tanaka, J. Etoh, Y. Nakagome, S. Ikenaga, Y. Kawamoto and K. Itoh, “Dual-operating-voltage scheme for a single 5-V 16-Mbit DRAM,” in IEEE J. Solid-State Circuits, Oct. 1988, pp. 1128–1132.Google Scholar
  6. [6]
    S. Hayakawa, K. Sato, A. Aono, T. Yoshida, T. Ohtani and K. Ochii, “A process-insensitivity voltage down converter suitable for half-micron SRAM’s,” in Symp. VLSI Circuits Dig. Tech. Papers, Aug. 1988, pp. 53–54.Google Scholar
  7. [7]
    H. Hidaka, K. Arimoto, K. Hirayama, M. Hayashikoshi, M. Asakura, M. Tsukude, T. Oishi, S. Kawai, K. Suma, Y. Konishi, K. Tanaka, W. Wakamiya, Y. Ohno and K. Fujishima, “A 34-ns 16-Mb DRAM with controllable voltage down-converter,” IEEE J. Solid-State Circuits, vol. 27, pp.1020–1027, July 1992.CrossRefGoogle Scholar
  8. [8]
    A. L. Roberts, J. H. Dreibelbis, G. M. Braceras, J. A. Gabric, L. E. Gilbert, R.B.Goodwin, E. L. Hedberg, T. M. Maffitt, L. G. Meunier, D. S. Moran, P.K. Nguyen, D. E. Reed, D. R. Reismiller and R. A. Sasaki, “A 256K SRAM with on-chip power supply conversion,” in ISSCC Dig. Tech. Papers, Feb. 1987, hpp.252–253.Google Scholar
  9. [9]
    K. Ishibashi, K. Sasaki and H. Toyoshima, “A voltage down converter with submicroampere standby current for low-power static RAM’s,” IEEE J. Solid-State Circuits, vol. 27, pp.920–926, June 1992.CrossRefGoogle Scholar
  10. [10]
    H. J. Shin, S. K. Reynolds, K. R. Wrenner, T. Rajeevakumar, S. Gowda and D.J.Pearson, “Low-dropout on-chip voltage regulator for low-power circuits,” in Symp. Low Power Electronics Dig. Tech. Papers, Oct. 1994, pp.76–77.Google Scholar
  11. [11]
    S.-J. Jou and T.-L. Chen, “On-chip voltage down converter for low-power digital system,” IEEE Trans. Circuits and Systems-II, vol. 45, pp.617–625, May 1998.CrossRefGoogle Scholar
  12. [12]
    G. W. den Besten and B. Nauta, “Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC’s in 3.3 V CMOS technology,” IEEE J. Solid-State Circuits, vol. 33, pp.956–962, July 1998.CrossRefGoogle Scholar
  13. [13]
    Y. Nakagome, “Voltage regulator design for low voltage DRAMs”, Symp. VLSI Circuits, Memory Design Short Course, June 1998.Google Scholar
  14. [14]
    D. Chin, C. Kim, Y. Choi, D.-S. Min, H. S. Hwang, H. Choi, S. Cho, T. Y. Chung, C. J. Park, Y. Shin, K. Suh and Y. E. Park, “An experimental 16-Mbit DRAM with reduced peak-current noise,” IEEE J. Solid-State Circuits, vol. 24, pp. 1191–1197, Oct. 1989.CrossRefGoogle Scholar
  15. [15]
    T. Ooishi, Y. Komiya, K. Hamade, M. Asakura, K. Yasuda, K. Furutani, T. Kato, H. Hidaka and H. Ozaki, “A mixed-mode voltage down converter with impedance adjustment circuitry for low-voltage high-frequency memories,” IEEE J. Solid-State Circuits, vol. 31, pp. 575–585, Apr.1996.CrossRefGoogle Scholar
  16. [16]
    H. Tanaka, M. Aoki, J. Etoh, M. Horiguchi, K. Itoh, K. Kajigaya and T. Matsumoto, “Stabilization of voltage limiter circuit for high-density DRAM’s using pole-zero compensation,” IEICE Trans. Electron., vol. E75-C, pp.1333–1343, Nov.1992.Google Scholar
  17. [17]
    P. R. Gray, P. J. Hurst, S. H. Lewis and R. G. Meyer, Analysis and design of analog integrated circuits, 4th ed. (John Wiley, New York 2001), Chap. 9.Google Scholar
  18. [18]
    B. Razavi, Design of Analog CMOS Integrated Circuits, (McGraw-Hill, 2001), Chap.6,10.Google Scholar
  19. [19]
    M. Horiguchi, M. Aoki, J. Etoh, H. Tanaka, S. Ikenaga, K. Itoh, K. Kajigaya, H.Kotani, K. Ohshima and T. Matsumoto, “A tunable CMOS-DRAM voltage limiter with stabilized feedback amplifier,” IEEE J. Solid-State Circuits, vol. 25, hpp.1129–1135, Oct. 1990.CrossRefGoogle Scholar
  20. [20]
    H. Tanaka, M. Aoki, J. Etoh, M. Horiguchi, K. Itoh, K. Kajigaya and T. Matsumoto, “Stabilization of voltage limiter circuit for high-density DRAM’s using Miller compensation,” IEICE Trans., vol. J75-C-II, pp.425–433, Aug. 1992.Google Scholar
  21. [21]
    M. Horiguchi, M. Aoki, K. Itoh, Y. Nakagome, N. Miyake, T. Noda, J. Etoh, H. Tanaka and S. Ikenaga, “Large scale integrated circuit having low internal operating voltage,” US Patent No. 5179539, Jan. 1993.Google Scholar
  22. [22]
    G. Kitsukawa, K. Itoh, R. Hori, Y. Kawajiri, T. Watanabe, T. Kawahara, T. Matsumoto and Y. Kobayashi, “A 1-Mbit BiCMOS DRAM using temperature-compensation circuit techniques,” IEEE J. Solid-State Circuits, vol. 24, pp. 597–602, June 1989.CrossRefGoogle Scholar
  23. [23]
    S. Fujii, M. Ogihara, M. Shimizu, M. Yoshida, K. Numata, T. Hara, S. Watanabe, S. Sawada, T. Mizuno, J. Kumagai, S. Yoshikawa, S. Kaki, Y. Saito, H. Aochi, T. Hamamoto and K. Toita, “A 45-ns 16-Mbit DRAM with triple-well structure,” IEEE J. Solid-State Circuits, vol. 24, pp. 1170–1175, Oct. 1989.CrossRefGoogle Scholar
  24. [24]
    M. Hiraki, K. Fukui and T. Ito, “A low-power microcontroller having a 0.5-UPmuA standby current on-chip regulator with dual-reference scheme,” IEEE J. Solid-State Circuits, vol. 39, pp. 661–666, Apr. 2004.CrossRefGoogle Scholar
  25. [25]
    P. Hazucha, G. Schrom, J.-H. Hahn, B. Bloechel, P. Hack, G. Dermer, S. Narendra, hD. Gardner, T. Karnik, V. De and S. Borkar, “A 233MHz, 80–87% efficient,break integrated, 4-phase dc-dc converter in 90nm CMOS,” in Symp. VLSI Circuits Dig. Tech. Papers, June 2004, pp. 256–257.Google Scholar
  26. [26]
    S. Abedinpour, B. Bakkaloglu and S. Kiaei, “A multi-stage interleaved synchronous buck converter with integrated output filter in a 0.18um SiGe process,” in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 356–357.Google Scholar
  27. [27]
    S. Sakiyama, J. Kajiwara, M. Kinoshita, K. Satomi, K. Ohtani and A. Matsuzawa, “An on-chip high-efficiency a dn low-noise DC/DC converter using divided switches with current control technique,” in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 156–157.Google Scholar
  28. [28]
    M. Hiraki, T. Ito, A. Fujiwara, T. Ohashi, T. Hamano and T. Noda, “A 63-uW standby power microcontroller with on-chip hybrid regulator scheme,” IEEE J. Solid-State Circuits, vol. 37, pp. 605–611, May 2002.CrossRefGoogle Scholar
  29. [29]
    I. Oota, T. Inoue and F. Ueno, “A realization of low-power supplies using switched-capacitor transformers and its analysis,” IEICE Trans. Electron., vol. J66-C, pp. 576–583, Aug. 1983.Google Scholar
  30. [30]
    F. Ueno, T. Inoue, I. Oota and T. Umeno, “Analysis and applications of switched capacitor transformers by its formulation,” IEICE Trans. Electron., vol. J73-C-II, pp. 66–73, Feb. 1990.Google Scholar
  31. [31]
    N. Bansal and A. Katyal, “A switched-cap regulator for SoC applications,” in Proc. 17th International Conference on VLSI Design, Jan. 2004, pp. 168–173.Google Scholar
  32. [32]
    K. Yamada, N. Fujii and S. Takagi, “Capacitance value free switched capacitor DC-DC voltage converter realizing arbitrary rational conversion ratio,” IEICE Trans. Fundamentals, vol. E87-A, pp. 344–349, Feb. 2004.Google Scholar
  33. [33]
    S. Fujii, S. Saito, Y. Okada, M. Sato, S. Sawada, S. Shinozaki, K. Natori and O. Ozawa, “A 50-uA standby 1M x 1/256K x 4 CMOS DRAM with high-speed sense amplifier,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 643–648, Oct. 1986.Google Scholar
  34. [34]
    Y. Nakagome, H. Tanaka, K. Takeuchi, E. Kume, Y. Watanabe, T. Kaga, Y. Kawamoto, F. Murai, R. Izawa, D. Hisamoto, T. Kisu, T. Nishida, E. Takeda and K. Itoh, “An experimental 1.5-V 64-Mb DRAM,” IEEE J. Solid-State Circuits, vol. 26, pp. 465–472, Apr. 1991.CrossRefGoogle Scholar
  35. [35]
    H. Nakano, Y. Watanabe and S. Watanabe, “Consideration on a half Vcc generator,” in IEICE 1990 Autumn National Convention Record, Oct. 1990, p. 5–252 (in Japanese).Google Scholar
  36. [36]
    H. Tanaka, “Semiconductor integrated circuit device,” US Patent No. 6339318, Jan. 2002.Google Scholar
  37. [37]
    K. Itoh, VLSI Memory Chip Design, Springer-Verlag, NY, 2001,MATHGoogle Scholar

Copyright information

© Springer Science+ Business Media, LLC 2007

Authors and Affiliations

  • Kiyoo Itoh
    • 1
  • Masashi Horiguchi
    • 2
  • Hitoshi Tanaka
    • 3
  1. 1.Hitachi, LtdTokyoJapan
  2. 2.Renesas Technology CorpTokyoJapan
  3. 3.Hitachi ULSI Systems Co., LtdTokyoJapan

Personalised recommendations