Ultra-Low Voltage Nano-Scale DRAM Cells

  • Kiyoo Itoh
  • Masashi Horiguchi
  • Hitoshi Tanaka
Part of the Series On Integrated Circuits And Systems book series (ICIR)


Data Line Storage Node SRAM Cell Sense Amplifier Word Line 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    K. Itoh, VLSI Memory Chip Design, Springer-Verlag, NY, 2001.MATHGoogle Scholar
  2. [2]
    Y. Nakagome, M. Horiguchi, T. Kawahara, K. Itoh, “Review and prospects of low-voltage RAM circuits,” IBM J. R & D, vol. 47, no. 5/6, pp. 525–552, Sep./Nov. 2003.CrossRefGoogle Scholar
  3. [3]
    K. Itoh, K. Osada, and T. Kawahara, “Reviews and prospects of low-voltage embedded RAMs,” CICC2004 Dig. Tech. Papers, pp.339–344, Oct. 2004.Google Scholar
  4. [4]
    K. Itoh, “Low-voltage embedded RAMs in the nanometer era,” ICICDT Dig. Tech. Papers, pp.235–242, May 2005Google Scholar
  5. [5]
    S. Rusu, S. Tam, H. Muljono, D. Ayers, and J. Chang, “A dual-core multi-threaded Xeon processor with 16 MB L3 cache,” ISSCC Dig. Tech. Papers, pp. 102–103, Feb. 2006.Google Scholar
  6. [6]
    M. Khellah, N.S Kim, J. Haward, G. Ruhl, et al., “A 4.2 GHz 0.3mm2 256kb dual-VCC SRAM building block in 65nm CMOS,” ISSCC Dig. Tech. Papers, pp. 624–625, February 2006.Google Scholar
  7. [7]
    J. Davis, D. Plass, P. Bunce, Y. Chan, et al., “ A 5.6GHz 64KB dual-read data cache for the POWER6™ processor,” ISSCC Dig. Tech. Papers, pp. 622–623, Feb. 2006.Google Scholar
  8. [8]
    K. Hardee, F. Jones, D. Butler, M. Parris, M. Mound, H. Calendar, G. Jones, L. Aldrich, C. Gruenschlaeger, M. Miyabayashi, K. Taniguchi, and T. Arakawa, “A 0.6V 205MHz 19.5ns tRC 16Mb embedded DRAM,” ISSCC Dig. Tech. Papers, pp. 200–2001, February 2004.Google Scholar
  9. [9]
    M. Iida, N. Kuroda, H. Otsuka, M. Hirose, Y. Yamasaki, K. Ohta, K. Shimakawa, T. Nakabayashi, H. Yamauchi, T. Sano, T. Gyohten, M. Maruta, A. Yamazaki, F. Morishita, K. Dosaka, M. Takeuchi, and K. Arimoto, “A 322 MHz random-cycle embedded DRAM with high-accuracy sensing and tuning,” ISSCC Dig. Tech. Papers, pp. 460–461, Feb. 2005.Google Scholar
  10. [10]
    C. J. Radens et al., “A 0.135µm2 6F2 trench-sidewall vertical device cell for 4Gb/16Gb DRAM,” Symp. VLSI Technology Dig. Tech. Papers, pp. 80–81, June 2000.Google Scholar
  11. [11]
    F. Hofmann et al., “Surrounding gate select transistor for 4F2 stacked Gbit DRAM,” Proc. ESSDERC, pp. 131–134, Sept. 2001.Google Scholar
  12. [12]
    T. Sekiguchi, K.Itoh, T.Takahashi, M.Sugaya, H.Fujisawa, M.Nakamura, K.Kajigaya and K.Kimura, “A low-impedance open-bitline array for multigigabit DRAM,” IEEE J. Solid-State Circuits, vol. 37, pp. 487–498, April 2002.CrossRefGoogle Scholar
  13. [13]
    W. Leung et al., “The ideal SoC memory: 1T-SRAM,” 13th Annual IEEE Int. ASIC/SOC Conference, Sept. 2000.Google Scholar
  14. [14]
    D. Somasekhar et al., “1T-cell DRAM with MOS storage capacitors in a 130nm logic technology for high density microprocessors caches,” Proc. ESSCIRC, pp. 127–130, Sept. 2002.Google Scholar
  15. [15]
    T. Ohsawa, K. Fujita, T. Higashi, Y. Iwata, T. Kajiyama, Y. Asao, and K. Sunouchi, “Memory design using a one-transistor gain cell on SOI,” IEEE J. Solid-State Circuits, Vol.37, No.11, pp. 1510–1522, Nov. 2002.CrossRefGoogle Scholar
  16. [16]
    R. Ranica, A. Villaret, P. Mazoyer, D. Lenoble, P. Candelier, F. Jacquet, P. Masson, R. Bouchakour, R. Fournel, J.P. Schoellkopf, and T. Skotnicki, “A one transistor cell on bulk substrate (1T-bulk) for low-cost and high density eDRAM,” Symp. VLSI Tech. Dig. Tech. Papers, pp. 128–129, June 2004.Google Scholar
  17. [17]
    T. Ohsawa, K. Fujita, K. Hatsuda, T. Higashi, M. Morikado, Y. Minami, T. Shino, H. Nakajima, K. Inoh, T. Hamamoto, and S. Watanabe, “An 18.5 ns 128 Mb SOI DRAM with a floating body cell,” ISSCC Dig. Tech. Papers, pp. 458–459, Feb. 2005.Google Scholar
  18. [18]
    F. Morishita et al., “Leakage mechanism due to floating body and countermeasure on dynamic retention mode of SOI-DRAM,” Symp. VLSI Tech. Dig. Tech. papers, pp. 141–142, 1995.Google Scholar
  19. [19]
    F. Morishita, H. Noda, T. Gyohten, M. Okamoto, T. Ipposhi, S. Maegawa, K. Dosaka, and K. Arimoto, “A capacitorless twin-transistor random access memory (TTRAM) on SOI,” CICC Dig. Tech. Papers, pp. 435–438, 2005.Google Scholar
  20. [20]
    H. Noda, S. Miyatake, T. Sekiguchi, R. Takemura, T. Sakata, K. Saino, Y. Kato, E. Kitamura, and K. Kajigaya, “A 4.8-ns randomaccess144-Mb twin-cell-memory fabricated using 0.11-µm cost-effective DRAM technology,” Symp. VLSI Circuits Dig. Tech. Papers, pp. 188–189, June 2004.Google Scholar
  21. [21]
    K-H Kim, U. Kang, H-J Chung, D-H Park et a., “An 8Gb/pin 9.6ns row-cycle288Mb deca-data rate SDRAM with an I/O error-detection scheme,” ISSCC Dig. Tech. Papers, pp. 156–157, Feb. 2006.Google Scholar
  22. [22]
    Kinam Kim and G. Jeong, “Memory technologies in the nano-era: challenges and opportunities,” ISSCC Dig. Tech. Papers, pp. 576–577, Feb. 2005.Google Scholar
  23. [23]
    M. Asakura, T. Ohishi, M. Tsukude, S. Tomishima, et al., “A 34ns 256Mb DRAM with boosted sense-ground scheme,” ISSCC Dig. Tech. Papers, pp. 140–141, Feb. 1994.Google Scholar
  24. [24]
    T. Ooishi, Y. Komiya, K. Hamade, M. Asakura, K. Yasuda, K. Furutani, H. Hidaka, H. Miyamoto, and H. Ozaki, “An automatic temperature compensation of internal sense ground for subquarter micron DRAM’s,” IEEE J. Solid-State Circuits, Vol. 30, No. 4, pp. 471–479, April 1995.CrossRefGoogle Scholar
  25. [25]
    M. Aoki, Y. Nakagome, M. Horiguchi, H. Tanaka, S. Ikenaga, J. Etoh, Y. Kawamoto, S. Kimura, E. Takeda, H. Sunami, and K. Itoh, “A 60-ns 16M-bit CMOS DRAM with a transposed data-line structure,” IEEE J. Solid-State Circuits, vol. 23, no. 5, pp. 1113–1119, Oct. 1988.CrossRefGoogle Scholar
  26. [26]
    J. Okamura, Y. Okada, M. Koyanagi, Y. Takeuchi, M. Yamada, K. Sakurai, S. Imada, and S. Saito, “Decoded-source sense amplifier for high-density DRAM’s,” IEEE J. Solid-State Circuits, vol. 25, No.1, pp. 18–23, Feb. 1990.CrossRefGoogle Scholar
  27. [27]
    J. Y. Sim, K. W. Kwon, J. H. Choi, S. H. Lee, D. M. Kim, H. R. Hwang, K. C. Chun, Y. H. Seo, H. S. Hwang, D. I. Seo, C. Kim, and S. I. Cho, “A 1.0 V 256Mb SDRAM with offset-compensated direct sensing and charge-recycled precharge schemes,” ISSCC Dig. Tech. Papers, pp. 310–311, Feb. 2003.Google Scholar
  28. [28]
    H. L. Kalter et al., “A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC,” IEEE J. Solid-State Circuits, vol. 25, pp. 1118–1128, Oct. 1990.CrossRefGoogle Scholar
  29. [29]
    R. Tsuchiya et al., “Silicon on Thin BOX: A new paradigm of the CMOSFET for low-power and high-performance application featuring wide-range back-bias control,” IEDM Dig. Tech. Papers, pp. 631–634, Dec. 2004.Google Scholar
  30. [30]
    S. Kuge, F. Morishita, T. Tsurude, S. Tomishima, M. Tsukude, T. Yamagata, and K. Arimoto, “SOI-DRAM circuit technologies for low power high speed multigiga scale memories,” IEEE J. Solid-State Circuits, Vol. 31, No. 4, pp. 586–591, April 1996.CrossRefGoogle Scholar
  31. [31]
    K. Shimomura, H. Shimano, N. Sakashita, F. Okuda, T. Oashi, Y. Yamaguchi, T. Eimori, M. Inuishi, K. Arimoto, S. Maegawa, Y. Inoue, S. Komori, and K. Kyuma, “A 1-V 46-ns 16-Mb SOI DRAM with body control technique,” IEEE J. Solid-State Circuits, Vol. 32, No. 11, pp. 1712–1720, Nov. 1997.CrossRefGoogle Scholar
  32. [32]
    H. Yoon, J. Y. Sim, H. S. Lee, K. Nam Lim et al., “A 4Gb DDR SDRAM with gain-controlled pre-sensing and reference bitline calibration schemes in the twisted open bitline architecture,” ISSCC Dig. Tech. Papers, pp. 378–379, Feb. 2001.Google Scholar
  33. [33]
    H. Yamauchi, T. Suzuki, A. Sawada, T. Iwata, T. Tsuji, M. Agata, T. Taniguchi, Y. Odake, K. Sawada, T. Ohnishi, M. Fukumoto, T. Fujita, and M. Inoue, “20ns battery-operated 16Mb CMOS DRAM,” ISSCC Dig. Tech., Papers, pp.44–45, Feb. 1993.Google Scholar
  34. [34]
    R. Takemura, K. Itoh, and T. Sekiguchi, “A 0.5-V FD-SOI twin-cell DRAM with offset-free dynamic-VT sense amplifier,” ISLPED Dig. Tech. Papers, pp. 123–126, Oct. 2006.Google Scholar
  35. [35]
    M. Shirahama, Y. Agata, T. Kawasaki, R. Nishihara, W. Abe, N. Kuroda, H. Sadakata, T. Uchikoba, K. Takahashi, K. Egashira, S. Honda, M. Miura, S. Hashimoto, H. Kikukawa, and H. Yamauchi, “A 400 MHz random-cycle dual-port interleaved DRAM with striped-trench capacitor,” ISSCC Dig. Tech. Papers, pp.462–463, Feb. 2005.Google Scholar
  36. [36]
    K. Itoh, “Analog circuit techniques for RAMs-present and future-,” Analog VLSI Workshop, 2005 IEEJ, Dig. Tech. Papers, pp. 1–6, Bordeaux, Oct. 2005.Google Scholar
  37. [37]
    K. Itoh, M. Yamaoka, and T. Kawahara, “Impact of FD-SOI on deep sub-100-nm CMOS LSIs-a view of memory designers-” Int’l SOI Conf. Dig., pp. 103–104, Oct. 2006.Google Scholar
  38. [38]
    H. Gotou, Y. Arimoto, M. Ozeki, and K. Imaoka, “Soft error rate of SOI-DRAM,” IEDM Dig. Tech. Papers, pp. 870–871, 1987.Google Scholar

Copyright information

© Springer Science+ Business Media, LLC 2007

Authors and Affiliations

  • Kiyoo Itoh
    • 1
  • Masashi Horiguchi
    • 2
  • Hitoshi Tanaka
    • 3
  1. 1.Hitachi, LtdTokyoJapan
  2. 2.Renesas Technology CorpTokyoJapan
  3. 3.Hitachi ULSI Systems Co., LtdTokyoJapan

Personalised recommendations