mFAR: Multilevel Fixed-Points Addition-Based VLSI Placement
The rapid advance of VLSI technology has created an increasing demand for highquality placement tools. A placer has to deliver solutions that meet all the design requirements in a rapid fashion without wasting any computational resources. The nanometer technology makes it possible to integrate billions of transistors in a single chip. Such a design complexity, combined with the increasingly stringent market pressure, requires a very efficient implementation of the placement algorithms. A modern design scenario usually involves several iterations between the logic synthesis and physical design before timing closure can be achieved. From a design iteration point of view, an efficient placement algorithm is essential. Moreover, shrinking feature sizes introduce a full spectrum of deep submicron effects, such as interconnect dominance, crosstalk, IR drop, etc., which challenge the chip designers more than ever before. A placer needs to address explicitly timing, congestion, signal integrity, etc., so that the design can be signed off in a timely manner to meet the shrinking market window.
KeywordsConstant Force Placement Algorithm Real Connection Global Placement Detailed Placement
Unable to display preview. Download preview PDF.
- 1.Chang C, Cong J, Pan Z, Yuan X (2002) Physical hierarchy generation with routing congestion control. Proc. International symposium on physical design, pp 36-41Google Scholar
- 3.Donath WE (1979) Placement and average interconnection lengths of computer logic. J IEEE Transactions on Circuits and Systems, vol. CAS-26, pp 272-277Google Scholar
- 4.Eisenmann H, Johannes FM (1998) Generic global placement and floor planning. Proc. Design Automation Conference, pp 269-274Google Scholar
- 5.Etawil H, Areibi S, Vannelli A (1999) Attractor-repeller approach for global placement. Proc. International Conference on Computer-Aided Design, pp 20-24Google Scholar
- 6.Hu B, Marek-Sadowska M (2002) FAR: fixed point addition and relaxation based placement. Proc. International Symposium on Physical Design, pp 161-166Google Scholar
- 7.Hu B, Marek-Sadowska M (2003) Wire length prediction based clustering and its application in placement. Proc. Design Automation Conference, pp 800-805Google Scholar
- 8.Karypis G, Aggarwal R, Kumar V, Shekhar S (1997) Multilevel hypergraph partitioning: application in VLSI domain. Proc. Design Automation Conference, pp 526-529Google Scholar
- 10.Sigl G, Doll K, Johannes F (1991) Analytical placement: a linear or a quadratic objective function. Proc. Design Automation Conference, pp 427-432Google Scholar