Advertisement

NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs

  • Tung-Chieh Chen
  • Zhe-Wei Jiang
  • Tien-Chang Hsu
  • Hsin-Chen Chen
  • Yao-Wen Chang
Part of the Series on Integrated Circuits and Systems book series (ICIR)

This chapter is focused on NTUplace3 [6], a large-scale mixed-size analytical placer that can handle modern placement considerations such as wirelength, preplaced blocks, and density. Like many modern placers, NTUplace3 consists of three major stages: global placement, legalization, and detailed placement. Global placement evenly distributes blocks and finds the best position for each block to minimize the target cost (e.g., wirelength). Then, legalization removes all overlaps among blocks and places standard cells row by row. Detailed placement further refines the solution.

Keywords

Conjugate Gradient Benchmark Suite Base Potential Placement Region Empty Slot 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    ISPD 2006 Program. http://www.ispd.cc/program.html.
  2. 2.
    T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced multilevel mixed-size placement. In Proceedings of ACM International Symposium on Physical Design, pages 212-214, 2006.Google Scholar
  3. 3.
    T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proceedings of ACM International Symposium on Physical Design, pages 185-192, April 2005. Best paper award at ISPD’2005Google Scholar
  4. 4.
    H. Chen, C.-K. Cheng, N.-C. Chou, A. B. Kahng, J. F. MacDonald, P. Suaris, B. Yao, and Z. Zhu. An algebraic multigrid solver for analytical placement with layout based clustering. In Proceedings of ACM/IEEE Design Automation Conference, pages 794-799, 2003Google Scholar
  5. 5.
    T.-C. Chen, T.-C. Hsu, Z.-W. Jiang, and Y.-W. Chang. NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs. In Proceedings of ACM International Symposium on Physical Design, pages 236-238, 2005Google Scholar
  6. 6.
    T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, and Y.-W. Chang. A high-quality mixed-size analytical placer considering preplaced blocks and density constraints. In Proceedings of IEEE/ACM International Conference on Computer-Aided Design, 2006Google Scholar
  7. 7.
    K. Doll, F.M. Johannes, and K. Antreich. Iterative placement improvement by network flow methods. IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems, 13:1189-1200, 1994CrossRefGoogle Scholar
  8. 8.
    H. Eisenmann and F.M. Johannes. Generic global placement and floorplanning. In Proceedings of ACM/IEEE Design Automation Conference, pages 269-274, 1998Google Scholar
  9. 9.
    J. Gu and X. Huang. Efficient local search with search space smoothing: A case study of the traveling salesman problem (TSP). IEEE Transaction on Systems, Man and Cybernetics, 24(5):728-735, 1994Google Scholar
  10. 10.
    D. Hill. US patent 6,370,673: Method and system for high speed detailed placement of cells within an intergrated circuit design. 2002Google Scholar
  11. 11.
    Z.-W. Jiang, T.-C. Chen, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang. NTUplace2: A hybrid placer using partitioning and analytical techniques. In Proceedings of ACM International Symposium on Physical Design, pages 215-217, 2006Google Scholar
  12. 12.
    A. B. Kahng, S. Reda, and Q. Wang. APlace: A general analytic placement framework. In Proceedings of ACM International Symposium on Physical Design, pages 233-235, 2005Google Scholar
  13. 13.
    A.B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems, 24(5), May 2005Google Scholar
  14. 14.
    A.B. Kahng and Q. Wang. A faster implementation of APlace. In Proceedings of ACM International Symposium on Physical Design, pages 218-220, 2006Google Scholar
  15. 15.
    G. Karypis and V. Kumar. Multilevel k-way hypergraph partitioning. In Proceedings of ACM/IEEE Design Automation Conference, pages 343-348, 1999Google Scholar
  16. 16.
    M. Kleinhans, G. Sigl, F.M. Johannes, and K. J. Antreich. Gordian: VLSI placement by quadratic programming and slicing optimization. IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems, 10(3):356-365, 1991CrossRefGoogle Scholar
  17. 17.
    G.-J. Nam, C.J. Aplert, and P.G. Villarrubia. The ISPD 2006 placement contest and benchmark suite. In Slides presented at ISPD’06, 2006Google Scholar
  18. 18.
    W.C. Naylor, R. Donelly, and L. Sha. US patent 6,301,693: Non-linear optimization system and method for wire length and dealy optimization for an automatic electric circuit placer. 2001Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2007

Authors and Affiliations

  • Tung-Chieh Chen
  • Zhe-Wei Jiang
  • Tien-Chang Hsu
  • Hsin-Chen Chen
    • 1
  • Yao-Wen Chang
    • 1
  1. 1.Department of Electrical EngineeringNational Taiwan UniversityTaiwan

Personalised recommendations