Sizing the Intrinsic Gain Stage
- 2.9k Downloads
Sizing methods assessing drain currents and gate widths of a simple circuit are reviewed in this chapter. The circuit, shown in Fig. 1.1, consists of a saturated common source transistor loaded by a capacitor. A constant current source is feeding the drain. The circuit is called currently the ‘Intrinsic Gain Stage’ (I.G.S.), the name ‘intrinsic’ underlining the fact that few parts aside the transistor control the performances of the circuit.
Our objective is to find gate widths and drain currents enabling to achieve a prescribed gain-bandwidth product ω T . We therefore consider the small signal equivalent circuitshown in Fig. 1.2. The input is an open circuit while the output consists of a dependent current source g m v in (where g m represents the transconductance of Q) in parallel with the output conductance g d and the capacitor C.
KeywordsDrain Current Bipolar Transistor Moderate Inversion Gate Length Gate Width
- Binkley DM (2007) Tradeoffs and optimization in analog CMOS design. Wiley, Chichester, England, ISBN 978–0–470–03136–0Google Scholar
- Enz CC, Vittoz EA (2006) Charge-based MOS Transistor Modeling. The EKV model for low-power RF IC design. Wiley, ChichesterGoogle Scholar
- Girardi A, Cortes FP, Bampi S (2006) A tool for automatic design of analog circuits based on gm/ID methodology. IEEE ISCAS 2006Google Scholar