This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
[1] P. O’Brien and T. Savarino, “Modeling the Driving Pointar act eri stic of Resistive Interconnect for Accurate Delay Estimation”, Proc. IEEE. International Conference on Computer-Aided Design, 1998.
Roubik Gregorian and Gabor C. Temes, “ANALOG MOS INTEGRATED CIRCUITS FOR SIGNAL PROCESSING”, John Wiley & Sons, Inc., 1. 986.
W. C. Elmore, “The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers”, Journal Applied. Phys. Vol. 19, pp. 55-63, 1948.
A. Vittal and M. Marek-sadowsks, “Crosstalk Reduction for VLSI”, IEEE Transaction on CAD, Vol. 16, No. 3, pp. 290-298, March 1997.
Kevin T. Tang and Eby G. Friedman, “Delay and noise estimation of CMOS logic gates driving coupled resistive-capacitive intercon ne ctions”, INTEGRATION, the VLSI Journal, Vol. 20, pp. 131-165, 2000.
Rights and permissions
Copyright information
© 2007 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
(2007). Verification. In: Physical Design Essentials. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-46115-1_5
Download citation
DOI: https://doi.org/10.1007/978-0-387-46115-1_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-36642-5
Online ISBN: 978-0-387-46115-1
eBook Packages: EngineeringEngineering (R0)